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Preface
A spectrum, as spoken of in this thesis, is a frequency domain representation
of a signal. Any signal can be described in the time or frequency domain, and
transforms (mathematical operators, e.g. the Fourier transform) are available
for conversion of descriptive functions from one domain to the other and back
again. Even as an oscilloscope window in the time domain for observing sig-
nal waveforms, so is a spectrum analyzer a window in the frequency domain.
The spectra presented in this work are almost all spectrum analyzer represen-
tations, generated by sweeping a filter across the band of interest and detecting
the power falling within the filter as it is swept. This power level is then plotted
on an oscilloscope. All spectra referred to are power spectra.
The effort in using available spectrum in a way as more productively as
possible, by studying new techniques, have started long time ago, since when
its importance was recognized. Already in 1959 J. P. Costas [7] concluded that
“for congested-band operation, broad-band systems appear to offer a more or-
derly approach to the problem and a potentially higher average traffic volume
than narrow-band systems.”
The spectrum can be identified as a resource for the designer then, as well as
for the manufacturer, from two complementary points of view: first, because it
is a good in great demand by many different kind of applications; second, be-
cause despite its scarce availability, it may be advantageous to use more spec-
trum than necessary.
This is the case of Spread-Spectrum Systems, those systems in which the
transmitted signal is spread over a wide frequency band, much wider, in fact,
than the minimum bandwidth required to transmit the information being sent.
Spread spectrum applications startedwith the first communicator who set up a
scheduled time to send and receive messages. This scheduling may have come
about through a desire to avoid heavy traffic or a desire to avoid intercep-
tion by surprising the would-be interceptor. The same technique of time was
adapted by radio operators, but they added a new dimension: frequency. The
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radio operator not only could schedule his transmission for a time unknown
to an interceptor but could transmit at one of many frequencies, which forced
the interceptor to “find” his transmission in addition to guessing its schedule.
Encoding of messages for error correction and improved time and frequency
selection naturally followed.
Beside their application to telecommunications, recently spread spectrum
systems have received attention by other fields of electronics, in which signal
processing such as spectrum shaping could signify an additional degree of free-
dom in the performance of the systems.
This thesis is organized in two parts. In part I, it is shown how it is possible
to reduce the electromagnetic interference (EMI) of a clock signal in integrated
circuits (ICs) design, through a spread spectrum technique. In part II, two
applications of the emerging ultra-wide band (UWB) technology are presented,
both dealing with the advantages as well as with the challenges of a wide-band
system.
Part I
Spread Spectrum Clock
Generator.
3
Chapter 1
Introduction
Electromagnetic interference (EMI) is a serious and increasing form of environ-
mental pollution, whose effects range from minor annoyances, like the crack-
les on broadcast reception, to potentially fatal accidents, like the corruption
of safety-critical control systems. Various forms of EMI may cause electri-
cal and electronic malfunctions, can prevent the proper use of the radio fre-
quency spectrum, can ignite flammable or other hazardous atmospheres, and
may even have a direct effect on human tissue. As electronic systems pene-
trate more deeply into all aspects of society, both the potential for interference
effects and the potential for serious EMI-induced incidents will increase.
Starting from the first experiments in radiocommunication, it has been ob-
served that spark gaps generate electromagnetic waves which are very rich
in spectral components and which are therefore likely to cause interference in
electronic systems. Nowadays, several other sources of electromagnetic emis-
sion exist, ranging from radio transmitters and radars to relays and dc electric
motors, as well as digital electronic devices. As an example, mobile cellular
telephones are rapidly establishing themselves, through their sheer prolifera-
tion, as a serious EMI threat: passengers boarding civil airliners, for instance,
have become familiar with the announcement that the use of such devices is
not permitted on board.
The task of designing systems that may be considered compatible from the
electromagnetic point of view, has so become of great practical concern. Elec-
tromagnetic compatibility (EMC) is defined [8] as “the ability of a device, unit
of equipment or system to function satisfactorily in its electromagnetic environment
without introducing intolerable electromagnetic disturbances to anything in that en-
vironment”.
A basic situation of interest for electromagnetic interference (EMI) analysis
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can be schematically represented as electromagnetic energy emitted by a given
source, which is transferred though a coupling path to an electronic device, or vic-
tim, where it is processed, potentially giving rise to undesired behaviors. This
transfer of energy may be further broken into four subgroups, with regard to
the prevention of interference: radiated emissions from the source and radiated
susceptibility of the victim, as well as conducted emissions from the source and
conducted susceptibility of the victim. To summarize, undesired signals may be
either radiated or picked up by the power cord, interconnection cables, metallic
cabinets or internal circuitry of the subsystems, even though these structures
or wires are not intended to carry the signals. From these considerations, three
ways to prevent interference follow:
1. Suppress the emission at its source;
2. Make the coupling path as inefficient as possible;
3. Make the receptor less susceptible to the emission.
EMI effects were first analyzed with reference to military applications, es-
pecially in avionic and aerospace fields, but currently, due to the generalized
adoption of electronic equipments, they are experimentally evaluated and care-
fully studied to find possible prevention methodologies for practically all elec-
tronic systems. Additionally, both the USA and the EU have dictated specific
rules [9] for the maximum allowed radiation of devices in order to reduce elec-
tromagnetic pollution and the possibility of causing faults in nearby appara-
tuses. Since the regulations affect any single civil consumer electronic device
and since producers need to be compliant to enter the market, EMI issues are
obviously of great practical concern.
An interesting and important type of EMI is due to rapidly switching tim-
ing signals. In the following, two significant exampleswill be analyzed, such as
pulse width modulated (PWM) control signals of switched-mode power con-
verters, and synchronization signals in integrated circuits (ICs) design.
Switched-mode power converters are fundamental components in every
modern electronic equipment. Being commonly controlled by a fixed frequen-
cy timing signal, switching converters result in impulsive, periodic currents
and voltages components either in the circuits or in the power lines. Depend-
ing on the deployed power, such currents and voltages are typically relatively
large so that they can be considered responsible for the largest part of the EMI
produced by the system. The emitted and conducted EMI spectra is clearly
tightly related to the spectrum of such signals, and, thanks to periodicity is
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Figure 1.1: Relating the EMI which can effectively disturb a victim operation to the EMI PDS and the victim
sensitivity bandwidths. Case A - the EMI PDS is concentrated and not overlapped with the victim sensitivity
bandwidth: the victim is unaffected; case B - the EMI PDS is concentrated and overlaps the victim sensitivity
bandwidth: the victim receives a large portion of the emitted power and fails; case C - the EMI PDS is spread: the
victim cannot receive more than a small fraction of the emitted power and survives
composed by clusters of δ-like terms concentrated at the master timing sig-
nal and its harmonics [10][11][12](fig. 1.1, top plot of cases A and B). On the
receiver side, victims are generally sensitive to electromagnetic noise due for
instance to internal resonance phenomena and ringing. In other words, most
potential victims are actually quite resistant to EMI and risk failure only if the
interference falls in some narrow frequency windows where they are particu-
larly good at absorbing electromagnetic energy from the environment. Hence
it is common to model potential victims assuming that they have narrow sen-
sitivity bandwidths, as also shown in fig. 1.1 (middle plots). The number and
position of such bandwidths cannot generally be known but the information
that they must be narrow is already very useful. In fact, the interference that
can interactwith a victim is approximately the product of the source EMI power
density spectrum (PDS) by the characteristic functions of the sensitivity band-
widths. If the emitted spectrum is impulsive, it is quite unlikely that its non-
null regions can intersect with the sensitivity bandwidth of a victim (case A in
fig. 1.1), but if they do (case B) the victim receives a significantly large fraction
of the emitted power, with a high risk of failure.
Power-supply filters, shielded cables and filtered connectors are common
solutions to increase system EMCbyminimizing the coupling between the source
and the victim. The price of these solutions is both direct (packaging, wiring,
manufacturability, etc.) and indirect (bulkiness, weight, marketability, product
development schedule, etc.). Additionally, since the sensitivity bandwidth of
the victim is unknown, there is no a-priori guarantee that their use may effec-
tively increase EMI immunity.
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As a consequence, increasing attention has recently been focused on alter-
native means to improve the EMC of switching power converters mixed signal
circuits and boards [13], [14]. A possible alternative way to improve the EMC
is the adoption of signal processing methodologies in order to shape the emitted
PDS and to make it as spread as possible, thus tuning emissions at its source.
With this (case C in fig. 1.1), the total emitted power remains unchanged and
the probability of an intersection between the emitted PDS and a victim sen-
sitivity bandwidth is actually increased. However, the amount of interference
power which, in the worst case, can effectively disturb the victim is sensibly
decreased. Note that the approach is coherent with EMC regulations [9][14]. In
fact, the latter introduce masks under which the EMI PDS of a source (evalu-
ated at a prescribed resolution and using prescribed methodologies) must fall.
Typically masks are frequency-dependent, meaning that all the emitted har-
monics are potentially dangerous. Obviously, sources which distribute their
EMI power evenly over continuous ranges of frequencies have a much better
chance of staying in-mask than sources which distribute their EMI in a local-
ized fashion.
Also in the case of integrated circuits (ICs) design, signal processing based
EMC enhancement techniques offer several advantages. To increase reliabil-
ity and decrease system cost and size, a great effort is nowadays devoted to
the implementation of ICs containing both the digital and the analog circuitry.
This has a twofold consequence on the EMC design of these circuits. On one
hand, the coupling path between digital and analog partsmakes the lattermore
susceptible to interference from the digital clock signal. On the other hand, the
typical solutions for increasing EMCbymeans of filtering and screening cannot
be employed, so that the use of alternative method for interference reduction
is obviously needed [15],[16],[17].
To achieve the desired result of spectrum spreading, one has to slightly
modify the circuit generating the control timing signals by adding an addi-
tional modulation layer which operates by slightly anticipating or delaying its
rising and falling edges, as in [13], [18] for power conversion, or in [15],[16],[17]
for clock signals. Clearly, a trade-off exists in that one might want to perturb
the PWM or clock signal, as much as possible to spread its spectrum, and as
little as possible not to affect the system operation.
Let us also briefly comment on the characteristics of the external excitation
which is needed to drive any possible additional modulation of the timing sig-
nal. It is intuitive that to break the periodicity of the timing waveform the
excitation should be very irregular or noise-like. Random signals have been
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proposed for this task [19][20], as well as chaos-based signals, i.e. excitations
produced by discrete-time dynamical systems showing chaotic behavior. The
advantages offered by the latter, for reducing the EMI due to timing signals,
over other modulation techniques, have already been discussed [21] and sup-
ported by theoretical hints from the statistical approach to dynamical system
theory [21][22].
Aim of this contribution is to present a validation of such theoretical results.
Part I of this dissertation deals with a signal processing-based technique of EMI
reduction for clock signals in IC design, named spread-spectrum clock genera-
tion (SSCG). Three different prototypes of chaos-based SSCG are presented in
all their aspects: design, simulation, and post-fabrication measurements. For
all three prototypes, the author has focused on the design and realization of the
modulator, whereas the chaos-based modulating signal, still part of the mono-
lithic implementation of the clock generator, has been studied and designed
in the context of another PhD work. The interested reader is referred to Ap-
pendix A and references therein for an in-depth examination.
Part I of this work is structured as follows:
• Generation of low-EMI clock signals for digital circuits and boards is pre-
sented in chapter 2. Here the features of frequency-modulated (FM) clock
signals are discussed: performance obtained by periodic and random, as
well as chaotic, profiles of the modulating signals are compared. Some
theorems are reported allowing to compute the PDS of chaos-based ran-
dom FM clock signal, which link the statistical features of the modulating
signal with the final spectrum; some measurement results confirming the
superiority of chaotic techniques are also presented. Finally, a distinction
between slow and fastmodulation is introduced, and some results are ad-
dressed showing the best performance of the latter in terms of EMI.
• The design of a FM clock generator can be conveniently based on a phase-
locked loop (PLL). PLLs are feedback systems that, if properly modified,
can perform the additional function of frequencymodulation, and conse-
quently of SSCG. A brief description of such systems, as well as a math-
ematical linear model, is discussed in chapter 3. Some guidelines for the
design of SSCG implementing either fast or slow modulation are derived
in the conclusion.
• In chapter 4 the design of a PLL-based SSCG prototype aiming at reduc-
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ing EMI through chaos-based fast random modulation is presented. The
modulating signal is in turn given by the output of an ADC-based ran-
dom number generator, obtained through a chaotic map. An established
technology, such as AMS 0.35 µm CMOS, as well as a low frequency,
f0 = 100 MHz have been chosen because considered suitable for prov-
ing the theoretical results discussed in chapter 2. Measurements are pre-
sented, showing that the expected modulation is performed, and the de-
sired spread of the clock power spectrum is achieved.
• The design of a second SSCG prototype, aiming at reducing EMI through
the same chaos-based fast randommodulation, is also presented in chap-
ter 4. This SSCG has been obtained through a scaling to 180 nm of the
first prototype, in order to operate at a higher frequency, namely f0 = 3
GHz. Adopted values for f0, as well as for frequency deviation, are sug-
gested by Serial Advanced Technology Attachment II (SATA-II) protocol,
and discussed in chapter 5. Serial ATA specifications [23] do suggest that
a spread spectrum technique should conveniently be applied to its syn-
chronization signal, in order to perform an on-chip EMI reduction. Since
the modulation requested by the same protocol should be slow though,
this implementation only aims at proving the benefits of fast modulation
at high frequency. Measurements show that the desired modulation is
performed, as well as clock power spectrum is shaped as expected. Re-
grettably, the measured working frequency is lower than expected, prob-
ably due to design-time mischaracterization of parasitic effects.
• Finally in chapter 5 a third SSCG prototype is presented, which aims at
being possibly applied to standard Serial ATA-II. In the realized proto-
type, the spreading of the clock spectrum is achieved through a chaos-
based random slow frequency modulation, as requested by the standard,
which also sets the main frequency to f0 = 3 GHz, along with the value
of frequency deviation. The random modulating signal is given by the
output of an ADC-based Random Number Generator, based on a chaotic
map. Measurements are presented, showing as the expected modula-
tion is performed, and the desired spread of the clock power spectrum is
achieved.
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The main innovative points developed by the author are here summarized:
• Two prototypes of a spread spectrum clock generator for EMI reduc-
tion which use a chaos-based fast random modulation have been imple-
mented. They are described in chapter 4, and use an ADC-based RNG
as source of randomness. These prototypes are the first that implements
a frequency binary fast modulation (see chapter 2), which allows a max-
imum EMI reduction with respect to all other known modulations. See
[3, 4, 5, 6].
• One prototype of a spread spectrum clock generator for EMI reduction
which uses a chaos-based slow random modulation has been
implemented. It is described in chapter 5, and uses an ADC-based RNG
as source of randomness. This prototype is the first implementing a fre-
quency random modulation to be proposed as a possible application to
standard Serial ATA-II.
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Chapter 2
Generation of low-EMI clock
signals
Among the different strategies for generating high-EMC clock signals, increas-
ing attention has recently been paid to simple frequency modulation (FM),
rather than on period modulation for example used in [18].
This is particularly due to its rather intuitive effect on the shape of the
power density spectrum (PDS) of the modulated signal. Roughly speaking,
the resulting effect of the FM is to scatter the power of each harmonic over a
wider bandwidth, which increases linearly with frequency, so that the spread-
ing provided by the modulation method is also linearly increasing. Obviously,
the effect obtained on the spectrum strongly depends on the modulating signal
characteristics, ranging from pure sinusoids [14] to optimized frequency devi-
ation profiles based on cubic polynomials [15], and, more recently, to random
signals generated by one-dimensional chaotic maps [16][17].
More formally, consider first the simple case of a pure sinusoidal signal
with frequency f0:
s(t) = A sin(2pif0t)
modulated by one with frequency fm, and indicate with ∆f the amplitude of
the frequency change, or frequency deviation. As well known from basic modu-
lation theory [24], the spectrum of the modulated signal
s(t) = A sin(2pif0t+∆f/fm sin(2pifmt))
presents side-band harmonics at frequency f0 ± kfm, k = 0, 1, . . . , whose am-
plitudes Ak satisfy the signal power conservation constraint A
2 = A20+2(A
2
1+
A22+ . . . ). Moreover, according to Carson’s rule, the total power of a FM signal
13
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Figure 2.1: Power density spectrum of square waveform with f0 = 100kHz frequency modulated by a sinusoidal
signal with fm = 1kHz and modulation indexm = 20
is approximately contained inside a bandwidth of amplitudeBP = 2(m+1)fm,
wherem = ∆f/fm is the frequencymodulation index. Therefore, the effect of the
FM is to spread the power associated to the unmodulated signal over (approx-
imatively) the bandwidth [f0−BP /2, f0+BP /2], thus reducing the harmonics
magnitude at frequency f0.
If the unmodulated signal is a square wave, then it contains harmonics it-
self. Similarly to the previous case, the effect of the frequency modulation is
still to scatter each harmonic component into side-band harmonics. However,
according to Carson’s rule, and since the modulation index of the n-th harmon-
ics is n times the modulation index of the first harmonic, the amplitude of these
band isBnP = 2(nm+1)fm ≈ nBP form≫ 1. In rough terms, the general effect
of FM is to spread out the power of each harmonic and the higher the harmonic
number, the greater is the spread-out power. This effect is clearly identifiable
in fig. 2.1 which represents the power density spectrum of a square wave with
f0 = 100kHz, frequency modulated by a sinusoidal signal with fm = 1kHz
and m = 20. Note how the critical contribution to EMI is given by the power
in a neighborhood of the first harmonic.
Obviously, the FM carrier frequency f0 and the frequency deviation ∆f
must be properly chosen so that φ(t) = sgn(s(t)) can be seamlessly used for the
timing of a digital apparatus. In other terms, neither f0 nor∆f can be regarded
as tunable parameters for achieving maximal EMC improvement; in fact, f0 is
fixed at the nominal clock rate, and∆f is superiorly bounded at∼ 5–10 % of f0
GENERATION OF LOW-EMI CLOCK SIGNALS 15
(a) (b)
(c) (d)
(e) (f)
Figure 2.2: Comparison between sinusoidal (a) triangular (c) and cubic (e) modulating signals, in terms of resulting
spectra, respectively (b), (d) and (f).
not to have a too irregular wave. Therefore only the features of the modulating
signals can be exploited to optimize the power spectrum spreading.
A first step along this direction is reported in [15], where it is first noticed
that a sinusoidal modulating waveform is not optimal for obtaining maxi-
mum attenuation of clock harmonics. This is due to the fact that the power
in the spectrum of the modulated signal concentrates at those frequencies cor-
responding to points in the modulating waveform where the time derivative
is small [24]. This effect can be clearly identifiable in fig. 2.1 where peaks
are present, corresponding to frequencies where the time derivative of the
sine wave is zero. On the contrary, at frequencies corresponding to the zero-
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Figure 2.3: Architecture of the high-EMC clock synthesizer which needs to be optimized by a proper design of the
signal source
crossing of the sinusoid, the amplitude of the harmonics is reduced since the
time derivative of the modulating waveform is the largest. These effects can be
appreciably reduced by using a properly chosen modulating signal resulting in
a instantaneous frequency deviation generated by means of a suitable family
of cubic polynomials, which has been optimized in order to increase the time
derivative at the peaks of the modulating waveform and to reduce it at the zero
crossing. With this, one can obtain a reduction of the PDS peak value of several
dB with respect to sinusoidal modulating signal [15]. The comparison between
the different profiles, in terms of resulting spectra, taken from [15], is shown in
fig.2.2.
2.1 Random FM Clock Modulation
As long as the frequency deviation laws are periodic, the power is densely
concentrated around specific frequencies (see also fig. 2.1) and thus the peak
interference remains quite high. A way to achieve lower power densities relies
on the availability of non-periodic modulating signals such as those coming
from a random source or a discrete time chaotic system.
More precisely, let us refer to the block diagram of an high-EMC clock gen-
erator shown in fig. 2.3, where s(t) is the continuous-valued output of an FM
modulator whose driving signal is indicated as ξ(t), and where
φ(t) = sgn(s(t)) is the candidate clock with edges which are slightly delayed
or anticipated to avoid perfect periodicity.
To tackle the problem from a general point of view, let us express the mod-
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ulating signal as
ξ(t) =
∞∑
k=0
xkgTm(t− kTm),
where gTm(t) is the rectangular pulse which is 1 within [0, Tm] and vanishes
elsewhere and xk ∈ [−1, 1] is the sample generated by a suitable source at
time step k. In other word, we assume that ξ(t) is produced by a discrete-
time process and a zero order hold operation. Let us notice that the degrees
of freedom in the modulating signal are limited to the update time Tm and
to the samples {xk} themselves. In order to take advantage of them for EMI
reduction, one needs to know how they relate to the PDS of φ(t).
To obtain such an analytical relationship, it is convenient to derive first the
PDS of the baseband equivalent signal s˜(t) of s(t) [25]. If we indicate it as
Φs˜s˜(∆f, Tm, {xk}; f)– to show that it is a function of the system parameters, of
the statistical features of the source generating the samples {xk} and of f– then
it can be proven that the spectrum Φφφ of φ(t) is built of replicas of Φs˜s˜, namely
Φφφ(f0,∆f, Tm, {xk}; f) =
∞∑
i=0
8
(2i+ 1)pi
[
Φs˜s˜
(
(2i+ 1)∆f, Tm, {xk}; f − (2i+ 1)f0
)
+
Φs˜s˜
(
(2i+ 1)∆f, Tm, {xk};−f − (2i+ 1)f0
)]
(2.1)
Intuitively, this expression comes from the series expansion of a square wave
into sinusoidal terms although the derivation is not completely straightfor-
ward [26].
Following consolidated methodologies [27], the computation of Φs˜s˜ can be
practiced by evaluating the Fourier transform of the average autocorrelation of
s˜(t). Through a non trivial derivation, for time-shifts τ > 0 the latter can be
cast as
φs˜s˜(τ) =
1
2Tm
(
E
[
wx0
τ/Tm
]
(Tm − τ)g(τ)+∫ Tm
0
∞∑
n=1
g(t)g(t+ τ − nTm)En(t, τ)dt
)
(2.2)
where w = eı2pi∆fTm and En(t, τ) is defined as
En(t, τ) = E
[
wx0(1−
t/Tm)+
∑n−1
j=1
xj+xn(t+τ/Tm−n)
]
(2.3)
from which one gets that PDS calculation passes through the computation of
the expected values E[·] of a complex observable of the samples {xk}. Al-
though it is not yet possible to deal with (2.3) in the most general terms, we
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report here some analytical results for the case of samples {xk} generated by
an i.i.d. random source (i.e. a source of independent and identically distributed
symbols) or by a discrete time chaotic map. We will state the theorems without
proof and the interested reader is referred to [28] and reference therein.
Our knowledge about the spectrum of random FM signals can be summa-
rized with the following theorems.
Theorem 1 (Random-FM spectrum). If s(t) is the output of an FMmodulator with
frequency deviation ∆f , driven by a sequence {xk} having a pulse period Tm and
made of i.i.d. samples whose probability density function is ρ¯(x), then:
Φs˜s˜(f) = Ex [K1(x, f)] + Re
(
E
2
x [K2(x, f)]
1−Ex [K3(x, f)]
)
(2.4)
where
K1(x, f) =
1
2
Tmsinc
2(piTm(f −∆f x))
K2(x, f) = j
e−j2piT (f−∆fx) − 1
2pi
√
Tm(f −∆fx)
K3(x, f) = e
−j2piT (f−∆fx)
(2.5)
Theorem 1 is a general analysis tool where equation (2.4) can conveniently
take an integral form reminding that the statistical independence of {xk} im-
plies that Ex[f(x)] =
∫
f(x)ρ¯(x) dx. The excellent conformance to numerical
results can be remarked by an example. Suppose that a random modulating
sequence, whose probability density function is as depicted in fig. 2.4 (a), is fed
to an FM modulator with f0 = 100MHz and ∆f = 8.5MHz at a sample rate
of 8.5 Msample/s. Figure 2.4 (b) shows the predicted spectrum and the one
obtained by numerical simulations, almost completely superimposed.
As shown in the next subsection, a further analytical result can be obtained
under the assumption Tm → ∞. Following an established approach [29], one
shall refer to the large-Tm case as slow modulation, and to the opposite, small-
Tm, as fast modulation. In the following, the two cases will be studied sepa-
rately. Notice that in fact it would be more proper to distinguish among large
and small modulation index. The confusion arises from the fact already ob-
served that both f0 and ∆f are usually set by applications, thus making the
two parameters Tm andm inter-independent.
2.1.1 Case of slow modulation
Theorem 2 (Slow-modulation Random-FM spectrum). If s(t) is the output of an
FMmodulator with frequency deviation∆f , driven by a sequence {xk} having a pulse
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Figure 2.4: Application example for theorem 1. (a) modulating sequence PDF; (b) correspondent modulated signal
spectrum.
period Tm, made of samples which are now not necessarily i.i.d., with a probability
density function ρ¯(x), then:
lim
Tm→∞
Φs˜s˜(f) =
1
2∆f
ρ¯
(
f
∆f
)
(2.6)
Theorem 2 is a specialized analysis tool, for the slow modulation case. The
advantage of specialization is twofold:
1. The much easier formulation of Φs˜s˜(f) as a function of ρ¯. Note how a
slow modulation implies that the modulated signal PDS is shaped as ρ¯.
This result can also be intuitively accepted: if Tm tends to infinity in fact,
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Figure 2.5: Experimental comparison between different clock spreading methods. f0 = 10kHz, ∆f = 2kHz and
fm = 50Hz. The resolution bandwidth of the 35670A digital spectrum analyzer has been set to 8Hz.
each instantaneous frequency of the modulated signal is hold for a time
t, which in turn tends to infinity; this in the PDS is represented as a line.
The contribution of each line to the whole PDS then, shall be weighted by
the continuous probability associated to the symbol {xk} corresponding to
the line itself.
It is worth noticing that this formulation is easily reversible, permitting
to determine ρ¯ in order to deliver a modulated signal conforming to a
given spectrum. In other words, this theorem is also a synthesis tool [28]:
if ρ¯ is in fact shaped uniformly, then the modulated signal PDS will be flat,
as can be observed in fig. 2.5.
2. The hypothesis that the source of symbols is “not necessarily” i.i.d. al-
lows to choose as source of randomness a chaotic system [28] with proper
characteristics, as described in Appendix A.
Figure 2.5 plots the measured PDS of the clock signals (in the neighbor-
hood of the fundamental harmonic) modulated using the chaos-based tech-
nique compared with a non-modulated clock, one modulated using a sinu-
soidal signal, or an optimal periodic profile [15]. In all cases, f0 = 10 kHz,
∆f = 2kHz and fm = 50Hz have been assumed and a tent map implemented
with off-the-shelf components has been used as simple chaos generator. Mea-
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surement have been performed using a digital spectrum analyzer, whose reso-
lution bandwidth was set to 8Hz. From direct visual inspection one gets that a
non-negligible improvement can be obtained with the chaos-basedmodulation
technique. More quantitatively, the achieved attenuation, i.e. the difference be-
tween the peak of the unperturbed spectrum and the peak of the spread spec-
trum, is of ≈ 5dB for a sinusoidal modulating signal, ≈ 8dB for the method
considered in [15] and of ≈ 15dB when chaos-based FM is employed.
2.1.2 Case of fast modulation
There is no theorem specialized for the case of fast modulation. As already ob-
served, though, the modulating signal has got two degrees of freedom, namely
the update time Tm and the samples {xk} themselves: the case of slow random
modulation fixes the first one to infinity, and gets a result for the PDS of φ(t)
depending on the statistic of the samples {xk}.
A fast random modulation has been proposed in [30], wherein the fixed
degree of freedom is on the contrary {xk}, thus expecting the PDS of φ(t) to be
dependent on Tm, or equivalentlym. In particular, we get:
ρ¯(x) =
1
2
δ(x+ 1) +
1
2
δ(x− 1) (2.7)
that is, the symbols {xk} can only assume two discrete values (-1 and +1), each
one with identical probability p = 1/2. This kind of modulation is called binary
fast random modulation.
As a consequence, also the instantaneous output frequency can only as-
sume the two values f0 −∆f and f0 + ∆f . Now, if Tm was large, one would
expect a corresponding PDS of φ(t) shaped as two peaks on the edge of the
spread spectrum. On the contrary, being Tm a free degree of freedom, it is pos-
sible to obtain, bymeans of numerical optimization, a value ofm that optimizes
the shape of the PDS [30].
This is obtained, given the exact expression for Φs˜s˜(f), substituting equa-
tion 2.7 in 2.4 and looking for a numerical optimum form: as a result, peaks in
the PDS are minimized for the value:
m = ∆f Tm = mopt ≃ 0.318;
whereas lower values of m cause the PDS to increase around 0, and higher
values increase it around f = ±∆f (Figure 2.6) (this last result according to
slow modulation case).
As already mentioned, each harmonic is described by a different modula-
tion index: as a consequence, this optimization can be achieved only on one
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Figure 2.6: Normalized (∆f = 1) low-pass equivalent for PDS in the binary frequency modulation for value of the
modulation index aroundmopt
single harmonic; in particular, the optimum modulation index is:
m1opt = mopt = 0.318, 1
st harmonic
m3opt = 3m1opt = 0.954, 3
rd harmonic
m5opt = 5m1opt = 1.59, 5
th harmonic
... ...
Since the power content of the fundamental tone is much higher than that of
all the other harmonics, and so are the corresponding peaks, the best result in
overall peak reduction is achieved when the modulation index is optimized for
the fundamental tone, i.e. m = mopt.
Since fast modulation allows to gain 3 further dB on the fundamental tone,
with respect to slow modulation, it can be considered the best choice for EMI
reduction among all known modulation techniques [30].
It is worth noticing that in this case the condition that the source outputs
binary symbols are i.i.d. is fundamental, descending from Theorem 1: on the
another hand, symbols outputted by chaotic systems are not i.i.d, because not
independent by definition. It has been proven, though, that by a proper quan-
tization of the output of a chaotic system with certain characteristics, as de-
scribed in Appendix A, it is still possible to obtain a source of i.i.d random
symbols.
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Figure 2.7: Comparison between fast and slow modulation; center-spread frequency f0 = 1 kHz, ∆f = 250 Hz
andm = 454 for the slow modulation,m = 0.318 for the fast modulation.
2.2 Conclusion
Contrarily to conventional methodologies, signal processing methods are not
about reducing the emitter energy of an interferer, but their aim is to affect
the way in which the energy is emitted, to try to make it less dangerous for
potential victims.
Clearly, signal processing has its greatest potential on those systems where
the EMI is initially very much localized in frequency, so that the spreading ac-
tion can make a big difference. On the case of digital clocked devices, where a
timing waveformwith a periodic structure is the dominant cause of the EMI is-
sues, the signal processing approach is practiced by slightly altering the timing
waveforms, through the addition of suitable modulation layers, in particular a
frequency modulation.
The choice of modulating waveforms is fundamental; aperiodic waveforms
have been proven to be superior to periodic ones. Since aperiodic waveforms
are best described through their statistical features, their statistics have been
related to the final emission spectrum and viceversa. In all cases there is ev-
idence that the use of chaos-based random-FM modulations can reduce the
peak values in the emitted PDS more than other published or patented signal
processing methods, with a gain of 3 dB in the case of fast modulation with
respect to the case of slow modulation [30] (fig.2.7).
It is worth noticing that when the modulating signal is slowly varying with
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respect to themodulated one (slowmodulation), a EMCnorm compliant signal
may still cause victim system to fail. Its output frequency in fact is maintained
unaltered for a considerable period of time, thus an amount of energy suffi-
cient to cause victim system failure may be transferred. If this happens, since
FM spreads the signal frequency over a wider bandwidth, slow modulation
may even cause an increase of interference, by enlarging the range of potential
victims.
To conclude, fast modulation has to be considered preferable from the EMI
point of view; it also provides the best peak reduction for the 1st harmonic with
respect to all other known modulations.
Chapter 3
Generation of a FM clock
through a PLL
T
HE DESIGN of a frequency modulated (FM) clock generator can be conve-
niently based on a phase-locked loop (PLL). PLLs are feedback systems
that were introduced to allow operations such as jitter reduction and frequency
multiplication: if they are properly modified, they can perform the additional
function of frequency modulation, and consequently its special case, that is
spread-spectrum clock generation (SSCG). After a brief description of such sys-
tems, a mathematical linear model is discussed in this chapter; for an in-depth
analysis of phase-locked systems the reader is referred to [31]. Some guidelines
for the design of SSCG implementing either slow or fastmodulation are derived
in the conclusion.
3.1 Phase-Locked Loop
As every feedback system, the phase-locked loop (PLL) is a circuit that causes a
particular system to track with another one. More precisely, the PLL is a circuit
synchronizing an output signal (generated by an oscillator) with a reference
or input signal, in frequency as well as in phase. In the synchronized state
the phase error between the oscillator’s output signal and the reference signal
is zero, or remains constant. If a phase error builds up, a control mechanism
acts on the oscillator in such a way that the phase error is again reduced to a
minimum. In such a control system the phase of the output signal is actually
locked to the phase of the reference signal: this is why it is referred to as a phase-
locked loop. Every PLL consists of three main blocks: a phase detector (PD), a
25
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Figure 3.1: Phase-locked Loop.
low-pass filter (LPF) and a voltage controlled oscillator (VCO). Referring to fig. 3.1,
the operating principle of the PLL is describedmathematically in the following.
The VCO oscillates at an angular frequency ωOUT which is determined by
the output signal Vctrl(t) of the low-pass filter, so that:
ωOUT (t) = ω0 +KV COVctrl(t)
where ω0 is the center angular frequency of the VCO and KV CO is the VCO
gain in rad s−1V −1. The PD compares the phase of the output signal with
the phase of the reference signal and develops an output signal Vd(t) that is
approximately proportional to the phase error ∆φ, at least within a limited
range of the latter:
Vd(t) = Kd∆φ
where Kd represents the gain of the PD. The output signal Vd(t) of the PD
consists of a dc component and a superimposed ac component: the latter is
undesired, hence it is canceled by the low-pass filter.
Assume now that the frequency of the input signal is changed by the a-
mount ∆ω. The phase of the input signal then starts leading the phase of the
output signal: a phase error is built up and increases with time. The PD devel-
ops a signal Vd(t), which also increases with time. With a delay given by the
loop filter, Vctrl(t) will also rise. This causes the VCO to increase its frequency.
The phase error becomes smaller, and after some settling time the VCO will
oscillate at a frequency that is exactly the frequency of the input signal, thus
ωOUT = ωIN . Depending on the type of circuits used, the final phase error
will have been reduced to zero or to a finite value. In most applications, a di-
vider block is added in the feedback loop (fig. 3.2). Assuming that it divides
the number of oscillations in a given time interval by a factor N , the frequency
of the VCO output signal is forced to be N times the reference frequency, thus
ωOUT = NωIN . It is worth noticing that if the divider ratio N is made pro-
grammable, it is possible to synthesize the output frequency of the VCO, given
one input frequency.
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Figure 3.2: Phase-locked Loop with a divider.
One of the most important characteristics of the PLL is its ability to sup-
press noise superimposed on its input signal. If the input signal of the PLL is
corrupted by noise, in fact, the PD tries to measure the phase error between
input and output signals. The noise at the input causes the zero crossings of
the input signal to be advanced or delayed in a stochastic manner: this causes
the PD output signal to jitter around an average value. If the corner frequency
of the loop filter is low enough, almost no noise will be noticeable in the signal
Vctrl, and the VCO will operate in such a way that the phase of the output sig-
nal is equal to the average phase of the input signal. Phase-locked systems have
many possible applications, ranging from jitter reduction, skew suppression,
clock recovery, etc. to frequency synthesis in wireless and RF applications,
high-precision clock generation and the application of interest in this thesis,
that is frequency-modulated clock generation.
Referring to fig. 3.2, a high precision clock generator can be obtained if the
square-wave input signal is given by a low-frequency quartz, with constant
frequency ωIN . The PLL then multiplies by N the frequency of the input sig-
nal, and also suppresses the jitter introduced by the high-frequency VCO: thus
originates a high-frequency square-wavewhich carries the same characteristics
of accuracy and stability of the quartz.
Moreover, a FM clock generator can be obtained from a standard clock gen-
erator by properly adding a modulating signal in the scheme; the PLL will
continue to perform its operation as described so far, plus the output frequency
will somehow also depend on the modulating signal.
In order to study the possible realization of a SSCG through a PLL, in the
following a mathematical model of the PLL will be analyzed.
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Figure 3.3: Mathematical model for the locked state of the PLL.
3.2 Linear model of the PLL
Phase-locked systems exhibit nonlinear behavior at least during part of their
operation (e.g. transients), thus requiring time-domain analysis in almost all
applications. However, in the steady state and during slow transients, it’s ex-
tremely helpful to study its response in the frequency domain as well. This
is especially true if the application imposes certain constraints on the output
spectrum. In this work, frequency analysis has been considered sufficient to
provide guidelines for the design of a SSCG.
So, if we assume that the PLL has locked and stays locked for the near
future, we can develop a linear mathematical model for the system [31] in the
Laplace domain, which is used to calculate a frequency-transfer function H(s)
that relates the frequency of the input signal to the frequency of the output
signal (fig. 3.3).
To get an expression for H(s) we must know the transfer functions of the
individual building blocks.
In the following, analysis will limit to the case of interest of a mixed-signal
PLL, i.e. composed of both analog and digital circuits, which deals with clock
signals, thus square-waves. The PD, shown in fig. 3.4, is of the type that delivers
a current output instead of a voltage output: it is said to have a charge pump
(CP) output. The loop filter considered, shown in fig 3.5, is a passive second-
order filter.
Let us proceed then, to derive the transfer function of the system.
• From fig. 3.4, PD and CP can be modeled as a single component, which
senses the phase difference ∆φ between the two inputs of the PD, and
outputs a series of high frequency pulses of intensity ±Ipump and duty-
cycle proportional to ∆φ; a phase difference of ∆φ = 2pi results in an
average output current Iˆ = Ipump, while a phase difference of ∆φ = −2pi
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Figure 3.5: Second-order passive low-pass filter.
results in Iˆ = −Ipump. Analytically:
Iˆ =
Ipump
2pi
∆φ = Kd∆φ
Obviously, the phase difference is bounded in the interval [−2pi, 2pi].
• For proper operation, LPF cut-off frequency must be much lower (typi-
cally two or more order of magnitude) than the frequency of the pulses
coming from the CP (i.e. the input frequency); as a consequence, one
can consider that at the input of the filter only the average value of Iˆ is
present, that is:
Iˆ (s) = Kd∆φ (s)
Referring to Figure 3.5, the filter output voltage is:
Vctrl (s) =
1 + sT2
sT1 (1 + sT3)
Iˆ (s) = KF (s) Iˆ (s)
where
T1 = C1 + C2
T2 = R1C1
T3 = R1
C1C2
C1 + C2
• The VCO in turn converts this voltage into an output angular frequency:
ωOUT (s) = KVCOVctrl (s)
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Observing that the phase φ (t) of a signal is just the integral of the instan-
taneous frequency ω (t) in time domain, it holds:
φOUT (s) =
ωOUT (s)
s
=
KVCO
s
Vctrl (s)
• If we now consider the open-loop transfer functionH0 (s), from∆φ to φOUT,
we get:
H0 (s) =
φOUT (s)
∆φ (s)
= KdKF (s)
KV CO
s
=
Ipump
2pi
1 + sT2
sT1 (1 + sT3)
KVCO
s
Observing that ∆φ = φIN − φOUT /N , N being the divider ratio, the cor-
respondent closed-loop transfer function from ωIN to ωOUT is:
H1 (s) =
ωOUT (s)
ωIN (s)
=
φOUT (s)
φIN (s)
=
H0 (s)
1 +
H0 (s)
N
(3.1)
• It is very common to consider C2≪ C1, thus T3 ≃ 0 and
KF (s) ≈ 1 + sT2
sT1
Under this assumption, equation (3.1) can be recast as
H1 (s) = N
ω2n (1 + sT2)
s2 + 2ωnζs+ ω2n
(3.2)
with
ωn =
√
IpumpKV CO
2piNT1
ζ = ωnT22
which is the standard form used in control theory [32] for a two poles
transfer function, where ωn is the natural frequency and ζ the dumping
factor.
H1 (s) presents a double pole in ωn and a zero in 1/T2. For proper values
of its parameters, the system is designed to be stable [31] and exhibits a low-
pass behavior, with cut-off frequency ωn and base-band gain N , as expected.
This means that the second-order PLL is able to track for phase and frequency
variations of the reference signal, as long as this variations remain within an
angular frequency band roughly between zero and ωn. Equivalently, it is able
to track for variations of the output signal, in case the reference signal is kept
constant.
The time the PLL takes to track for a slow variation is defined as lock-in
time, and can be in general calculated as: TL ≃ 2pi/ωn.
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3.3 Frequency Modulator based on the PLL
The PLL-based SSCGs that appear in Literature can be roughly divided into
three categories: those which directly add a signal at the input of the VCO
[33][34], those which varies the divider ratio N [35][36][37][38], and those
which combine the multi-phase outputs of the clock source and the special
digital processing circuits to achieve the spread spectrum function [39][40][41].
Among these different techniques, in the following we will focus on the first
two cases:
1. modulation obtained by adding a signal to the input of the VCO;
2. modulation obtained by varying the divider ratioN .
3.3.1 Modulated signal added at the input of the VCO
Let us indicate with ξ(t) a driving signal added at the input of the VCO, and
with ξ(s) its Laplace transform. The VCO converts the sum of this driving
signal and Vctrl(s) into an output angular frequency:
ωOUT (s) = KVCO (Vctrl (s) + ξ (s))
and it follows:
φOUT (s) =
ωOUT (s)
s
=
KVCO
s
(Vctrl (s) + ξ (s))
For the closed-loop transfer function between ωOUT (s) and ξ (s), one gets:
H2 (s) =
ωOUT (s)
ξ (s)
=
1
s
φOUT (s)
ξ (s)
= s
1
1 +
H0 (s)
N
KVCO
s
thus, similarly to what observed for equation 3.1:
H2 (s) =
s2/ω2n
s2 + 2ωnζs+ ω2n
This transfer function presents a double zero in the origin, and a double pole
at ωn; this is a high-pass transfer function, with cut-off frequency equal to ωn:
it is indeed the transfer function “seen” from the driving signal at the input of
the VCO.
Let us consider two significant cases.
1. If the (angular) frequency of the driving signal ξ(t) is much lower than
the cut-off frequency of the PLL, that is:
2pifm ≪ ωn
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Figure 3.6: PLL-based SSCG with fast modulation.
then the PLL loop is able to track this ξ(t), thus minimizing phase and
frequency errors between this signal and the reference clock. This case
is very similar to the one of clock generator without any modulation,
wherein some low-frequency jitter is introduced by the VCO and the PLL
loop takes charge of reducing it to a minimum. To conclude, under this
condition, no modulation is performed.
2. On the contrary, if the (angular) frequency of the driving signal ξ(t) is
much higher than the cut-off frequency of the PLL, that is:
2pifm ≫ ωn
then ξ(t) cannot be tracked by the PLL loop, due to the low-pass nature
of the loop. The high-frequency “perturbation” ξ(t), in fact, enters the
PD, where it is compared with the low-frequency reference, thus origi-
nating a high-frequency error, which does not pass through the filter. As
a consequence, as in an open-loop system, the modulating signal ends up
driving the VCO directly, leaving to the feedback loop the mere function
of tracking the average output frequency, thus setting the center-spread
frequency equal to N times the input reference clock.
In time-domain, it means that the PLL lock-in time TL is much longer
than the period Tm of ξ(t): then, every time ξ(t) varies, the PLL starts the
process of tracking, but it is not able to finish it before a new variation oc-
curs. To conclude, under this condition, a fast modulation is performed,
as defined in chapter 2.
From both these considerations, a SSCG with fast modulation, using the
scheme shown in fig.3.6, has been implemented; its output frequency can be
expressed as ωOUT (t) = NωIN (t) + KV COξ(s). Circuital description, along
with simulations and post-fabricationmeasurements of the SSCG can be found
in chapter 4.
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3.3.2 Modulated signal driving the input of the programmable
divider
Consider now the case of a driving signal which acts on the value of the di-
vider ratio N , at a rate fm. Let us indicate with N(t) the varying divider ratio
and with N(s) its Laplace transform. The closed-loop transfer function between
ωOUT (s) and N(s) can be calculated from equation 3.2 as:
H3 (s) =
ωOUT (s)
N(s)
= ωIN (s)
ω2n (1 + sT2)
s2 + 2ωnζs+ ω2n
H3 (s) is the product of two terms of which:
• the first one can be simply considered as the Laplace transform of the
frequency of a constant frequency square-wave, (the one given by the
reference clock), that is equal to a constant value.
• the second one is the same as in H1 (s), thus mainly characterized by a
low-pass nature with a double pole in ωn.
It follows that H3 (s), similarly to H1 (s), is a transfer function with a low-pass
nature, with a cut-off frequency equal to ωn.
Again, two significant cases will be considered.
1. If the (angular) frequency of the driving signal ξ(t) is much lower than
the cut-off frequency of the PLL, that is:
2pifm ≪ ωn
then the PLL loop can track the varying value of the divider ratio. Then,
since the period of change Tm of N results much longer than the lock-in
time, every time the value of N is changed, the output frequency in turn
switches to a different value in a negligible time. To conclude, under this
condition, a slowmodulation is performed, as defined in chapter 2.
2. On the contrary, if the (angular) frequency of the driving signal ξ(t) is
much higher than the cut-off frequency of the PLL, that is:
2pifm ≫ ωn
then ξ(t) cannot be tracked by the PLL loop, due to the low-pass nature of
the loop. As a consequence, the feedback loop can only track the average
division ratio.
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Figure 3.7: PLL-based SSCG with slow modulation.
From both these considerations, a SSCG with slow modulation, using the
scheme shown in fig. 3.7, has been implemented. Its circuital description, along
with simulations and post-fabrication measurements can be found in chap-
ter 5; in the following the principles of its operation will be discussed. As
indicated in fig. 3.7, the frequency fm of the modulating signal ξ(t) is such that
2pifm ≪ ωn: consequently, the performed modulation is slow. One can notice,
though, that ξ(t) does not drive directly the divider ratio N : it drives instead
the input of a∆Σ converter. The∆Σ circuit is an over-sampling A/D converter
that transforms each analog value at its input in a sequence of “1s” and “0s”;
the length of such a sequence depends on the ∆Σ Over-Sampling Ratio (OSR),
that is:
OSR =
f∆Σ
fm
If this OSR is sufficiently high, i.e. if the sequence of “1s” and “0s” in turn
drives the division ratio N with a frequency f∆Σ such that 2pif∆Σ ≫ ωn, then
the feedback loop can only track the average division ratio.
The SSCG shown in fig. 3.7 is said to implement a (slow) modulation that
is based on “fractional synthesis” [31]: the divider can provide only two pos-
sible ratios, Nmin and Nmax, but the whole range of frequency within ωOUT =
NminωIN and ωOUT = NmaxωIN can be generated by inputting into the divider
a sequence which originates a proper average value for N . Let us explain this
mechanism through some examples; the values for Nmin and Nmax will be set
to 199 and 200, respectively.
Imagine to input the periodic sequence of bits “10101010...” to the pro-
gramming input of the divider, and say input “1” corresponds to N = 200,
and input “0” corresponds to N = 199. Let us assume as well that the initial
value for the output frequency is ωOUT = 199ωIN. Then, at the occurrence of
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the first “’1”, the feedback loop starts the process of tracking, trying to adapt
the output frequency to the value ωOUT = 200ωIN; before it is able to finish
it, though, a “0” occurs, thus setting N back to 199. Again the feedback loop
tries to adapt the output frequency to ωOUT = 199ωIN, but it cannot get to this
value because interrupted by a further variation. It is easy to conclude that the
mentioned sequence of bits at the input of the divider will originate an actual
output frequency of
ωOUT =
Nmin +Nmax
2
ωIN =
200 + 199
2
ωIN = 199.5ωIN
This concept can be extended to get any other value ofN within the interval
[Nmin, Nmax], by simply inputting a different sequence of bits into the divider,
which corresponds to a sequence of division ratios whose average value is the
one desired. For instance, the periodic sequence “100100100...” will result in a
division ratio of
N =
200 + 199 + 199
3
= 199.333
More in general, for any sequence, even non-periodic, the actual value of N
depends:
• in first approximation, on the ratio between occurrences of “1s” and oc-
currences of “0s”, i.e. the value of N is the weighted sum of “1s” and
“0s” occurring in the sequence. For instance, the sequence with period
“11000” and the one with period “01010” give rise to the same average
value of N ;
• due to the low-pass nature of the system, though, also on the position of
the bits in the sequence: the higher the rate of switch from a value to a
different one, the best the value of N is averaged by the loop; thus, the
example sequence with period “01010” gives better results than the one
with period “11000”.
3.4 Conclusion
PLLs-based frequency modulation have been analyzed, and significant guide-
lines have been derived and used to implement two different types of SSCGs.
In chapter 4, two prototypes of SSCG with fast modulation, whereas in chap-
ter 5 one prototype of SSCG with slowmodulation, will be presented.
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Chapter 4
Hardware implementation of
a SSCG with fast modulation
I
N THIS CHAPTER two prototypes of Spread-Spectrum Clock Generators (SS-
CGs), designed to implement a fast binary modulation are described. For
both prototypes:
• the modulation parameters have been chosen so that the modulation in-
dex m is equal to its optimum value m = 0.318: this means that a flat
shape for the first harmonic of the clock is expected (see chapter 2);
• the modulating signal is a PAM random signal, as expected by random
modulation (see chapter 2), whose time-symbol is Tm.
• the modulator is based on a standard Phase-Locked Loop (PLL), wherein
the modulation is obtained by adding a signal to the input of the VCO;
(see chapter 3);
In both implementations, the symbols of the modulating signal comes from
the output of an embedded ADC-based Random Number Generator. This
circuit is based on a chaotic map, whose implementation has been part of an-
other PhD work; a brief description of its working principles and hardware
realization can be found in Appendix A. Remember that fast modulation re-
quires a PAM driving signal with i.i.d. binary values, which can be obtained
by the quantization of the output of a chaotic map (chapter 2).
Furthermore, since the power density spectrum of a PAM signal is com-
posed of adjacent lobes, the first of which ranging from 0 to fm, it can be in-
tuitively accepted that the consideration derived in chapter 3 about the condi-
tions to obtain a fast or a slowmodulation can be extended to this case. For this
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Center-Spread Frequency, f0 100 MHz
Spread-SpectrumModulation frequency, fm 10 Mbit/s
Spread-SpectrumModulation Deviation ,∆f 3.18 MHz
Table 4.1: Specifications of 0.35 µm SSCG.
reason, in the following we will continue to refer to fm = 1/Tm as the frequency
of the modulating signal.
4.1 Description of the 0.35 µm SSCG prototype
The first SSCG prototype here described has been designed in an established
technology, to perform at low frequency: these characteristics have been con-
sidered suitable for getting a first practical proof of the theoretical results dis-
cussed in chapter 2.
• The technology is 0.35 µm C35B3C1. Provided by Austria Micro System
(AMS) AG, it is a n-well CMOS technology with a minimum MOS width
of 0.35 µm and a minimum resolution of 0.05 µm. Also a double poly-
silicon layer is provided (with a poly-poly capacitor module and a high
resistive poly-silicon module) as well as three levels of metallization. A
power supply voltage of 3.3 V is required.
• The mean working frequency is f0 = 100MHz.
The modulation parameters are summarized in table 4.1. It is worth notic-
ing that the value of frequency deviation ∆f in table 4.1 corresponds to about
3% f0, which is a standard value for frequency deviation of a clock.
From table 4.1 one gets for the modulation index:
m =
∆f
fm
= 0.318
that is exactly the optimum value derived in chapter 2.
4.1.1 Implementation of the PLL
The block diagram of the PLL-based modulator is shown in fig. 4.1. It is com-
posed of a phase-frequency detector (PFD) with a charge pump (CP), a second-
order passive low-pass filter (LPF), a voltage-controlled oscillator (VCO) and a
divider by N on the feedback path.
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Figure 4.1: Block diagram of the PLL modified to achieve a frequency modulator.
In this scheme, a phase-frequency detector (PFD) has been used in place of a
simple phase detector (PD) as in chapter 3. The PFD is a circuit whose output
depends on phase error in the locked state of the PLL, and also on frequency
error in the unlocked state [31], which guarantees that a PLL using a PFD will
lock under any condition. Its schematic, taken from [42], is shown in fig. 4.2.
Dynamic logic gates are used instead of conventional static logic circuitry: as a
result, the number of transistors is reduced, which reflects in a shortened feed-
back path delay, thus increasing circuit precision. The PFD asserts two outputs,
here named UP and DOWN: if there is a phase difference between EXT CLK
and VCO CLK, the width of UP and DOWN pulse will be proportional to the
phase difference of the inputs.
The aim of the CP, whose schematic is shown in fig. 4.3, is to convert the UP
and DOWN signals into one current signal:
Iout =


Ipump UP = 1
0 UP = 0,DOWN = 0
−Ipump DOWN = 1
Although the value of Ipump is not explicitly indicated in fig. 4.3, it is set through
Iref and the ratio between the form factors of the current mirror branches. Iout
is then filtered by the second-order LPF, which re-converts it into a voltage
signal and generates the control voltage Vctrl needed by the VCO.
In the project design, it has been set Ipump = 400µA and N = 64. To ensure
stability, the (external) filter has been designed with:
C1 = 58 nF
C2 = 5.8 nF
R1 = 370 Ω
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Figure 4.2: Phase Frequency Detector.
The resulting closed-loop PLL bandwidth and dumping factor are equal to:
ωn =
√
IpumpKVCO
2piNC1
= 94.25krad/s
ζ ≃ 1
thus meaning a cut-off frequency of about 15 KHz, while the zero of H1 (s) is
at 1/T2 = 46.6krad/s, i.e. 7.4 KHz. Also, the PLL lock-in time can be estimated
as TL = 2pi/ωn ≃ 66 µs.
Figure 4.4 shows a simulation of the VCO control voltage during the pull-in
process (that is the process to enter the locked state, [31]) for the PLL without
any driving signal. It is possible to notice that the PLL eventually reaches sta-
bility; also the time between entering the locked state (i.e. when major oscilla-
tions end) and reaching a complete settlement, is almost equal to the estimated
lock-in time TL.
4.1.2 Implementation of the modulation
The core block of the PLL is the VCO, whose base-design shown in fig. 4.5 (a)
is taken from [33]. It is essentially composed of a seven-stage ring oscillator
(c), which is followed by a wave-shaping buffer (d), in order to obtain proper
values of logic levels and slew-rate for the output, and is controlled by an input
stage (b), whose purpose is mainly to supply the correct operating current to
the ring oscillator, and to decouple it from the other parts of the circuit.
As already mentioned, the modulation is obtained by adding a signal to
the input of the VCO. Due to the discrete (i.e. binary, then digital) nature of
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Figure 4.3: Charge Pump.
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Figure 4.4: Simulation of the pull-in and lock-in process of the PLL.
the modulating signal, no full analog adders have been realized: the additive
function is instead performed by the input stage of the VCO. Figure 4.5 (b)
shows how this is obtained through the two pass-transistors driven by Φ1 and
Φ2, along with the two current sources Ibias. This circuit is designed to work
with Φ1 = Φ2 = Φ, where Φ is the digital representation of the modulating
signal ξ(t), which comes from the random number generator. However its
behavior is more evident considering Φ1 and Φ2 separately. Supposing Φ1 =
Φ2 = 0, the circuit acts as a linear voltage amplifier, where VddL is proportional
to Vctrl; the obtained VCO fOUT/Vctrl characteristic is represented by the solid
line in fig 4.6; the voltage/frequency ratio is set to:
KVCO = 518Mrad/s/V
corresponding to KVCO = 82.5MHz/V.When Φ1 = 1, the current Ibias is sub-
tracted from the current mirror, thus shifting up the fOUT/Vctrl characteristic.
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Figure 4.5: (a) Block diagram of the VCO. (b) Modified Input Stage. (c) Ring-Oscillator. (d) Wave-shaping Buffer.
 70
 80
 90
 100
 110
 120
 130
 2.1 2 1.9 1.8 1.7 1.6
O
ut
pu
t f
re
qu
en
cy
 (M
Hz
)
Control voltage (Volt)
non-modulated
"0" modulated
"1" modulated
Figure 4.6: Voltage/Frequency characteristic of the VCO in non spread spectrum mode (solid line) and spread
spectrum mode (dashed lines).
On the contrary, Φ2 = 1 adds Ibias to the current mirror and shifts down the
characteristic. The two shifted characteristics are represented by dashed lines
in fig. 4.6. The distance between the curves is approximately constant in the
range of interest and represents the PLL ∆f . Its value depends on Ibias; fur-
thermore there is an almost linear relationship between∆f and Ibias, that is:
K∆f = 1.106Mrad/s/µA
corresponding toK∆f = 0.176MHz/µA.
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Figure 4.7: Comparison between power spectrum density of the output clock obtained from the simulated circuit
and the theoretical power spectrum density of the binary modulation, for (a) a wide set of harmonics; and (b) only
for the fundamental tone.
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Figure 4.8: Comparison between power spectra density of the modulated and non modulated output clock for (a)
a wide set of harmonics; and (b) only for the fundamental tone.
4.1.3 Simulation results and post-fabrication measurements
The simulated power spectrum density of the output clock signal can be seen
in fig. 4.7 (a) and (b). The figures have been obtained from a 1.2ms simulations
and discarding the first 200 µs data, which is a sufficient time, according to
PLL bandwidth, to consider extinguished all circuit transients . The simulated
spectrum is also compared with the theoretical one from chapter 2. As can be
seen, the simulated spectrum is very close to the theoretical one.
Figures 4.8 (a) and (b) show a comparison between the simulated power
spectrum density of the output clock signal and the same spectrum obtained
from the circuit without any driving signal, i.e. working as a standard PLL-
based clock generator. The resolution bandwidth is set to 120 kHz, as indicated
by CISPR regulations [43] [44]. The comparison shows a peak reduction on the
fundamental tone of about 13 dB.
All the simulation results are confirmed by measurements on the proto-
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Figure 4.9: Microphotograph of the 0.35 µm SSCG prototype.
Output frequency 100 MHz
Modulation type Binary Random
Modulation frequency 10 MHz
Frequency Deviation 3.18 MHz
Lock-range 63–108 MHz
Chip area 1.38× 1.20mm2
Power consumption 20.5mW
Closed loop Bandwidth 15 KHz
C1 = 58nF, C2 = 5.8nF
R1 = 370Ω
Table 4.2: Performance summary of the 0.35 µm SSCG prototype
type. The chip microphotograph is shown in fig. 4.9, while table 4.2 gives a
performance summary of the integrated SSCG. The active area occupies 0.38×
0.65mm2 and the total area including pads is 1.38 × 1.20mm2. The low-pass
filter is off-chip. Figure 4.10 shows the measured spectrum of the 100 MHz
output signal without any modulation (a) and modulated with the optimum
index value m = 0.318 (b). The measured peak reduction is about 18 dB.
Figure 4.11 shows the comparison between the spectrum from fig. 4.10 (a) and
the theoretical one; the matching is very good, confirming the effectiveness of
the proposed circuital approach.
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Figure 4.10: (a) Measurements from the prototype in non spread spectrummode; and (b) in spread spectrummode.
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Figure 4.11: Comparison between the measured spectrum of Figure 5.17(b) and the theoretical one.
4.2 Description of the 180 nm SSCG prototype
The second SSCG prototype here described has been scaled in technology, to
perform at high frequency: the parameters of the modulation, such as center
frequency and frequency deviation, have been suggested by Serial Advanced
Technology Attachment (SATA) protocol [23]. This standard, though, requires
that the performed modulation applied to its synchronization signal is of slow
type. For this reason, this implementation does not aim at being suitable for the
standard, but only at proving the benefits of fast modulation at high frequency.
The technology used is UMC 180 nm: a standard n-well CMOS technology,
optimized for digital applications. It has a single poly-silicon layer, up to six
metal layers, and a metal/metal capacitor options between the two top metal
layers. The core power supply voltage is reduced to 1.8 volts, but 3.3 volts
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Center-Spread Frequency, f0 3 GHz
Spread-SpectrumModulation frequency, fm 47.17 Mbit/s
Spread-SpectrumModulation Deviation, ∆f 15 MHz
Table 4.3: Specifications of 180 nm SSCG.
RNG
PLL
Active
filter
Figure 4.12: Microphotograph of the 180 nm SSCG prototype.
transistors are available as I/O devices.
The modulation parameters are summarized in table 4.3. From the table,
one gets for the modulation index:
m =
∆f
fm
= 0.318
that is exactly the optimum value derived in chapter 2.
Hardware implementation of the PLL as well of the modulation function is
the same as in section 4.1, and will not be described in the following.
4.2.1 Simulation results and post-fabrication measurements
The microphotograph of the circuit is shown in fig.4.12. The unmodulated
and modulated fOUT/Vctrl characteristics of the VCO for this implementation
are represented in fig. 4.13; the voltage/frequency ratio is set to:
KVCO = 248MHz/V.
The power density spectrum (PDS) of the output clock signal can be ob-
served in fig.4.14 (a), where simulated and theoretical spectra are also com-
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Figure 4.14: (a) Comparison between power spectrum density of the output clock obtained from the simulated
circuit and the theoretical power spectrum density of the binary modulation; and (b) comparison between power
spectra density of the modulated and non modulated output clock. The spectra are measured in dBV2, with
RBW = 120KHz.
pared. As in the previous prototype, simulation results support the theoreti-
cal ones. Figure 4.14 (b) shows a comparison between the simulated PDS of
the output clock signal in case it is unmodulated and in case it is modulated.
The resolution bandwidth is set to 120 kHz, as indicated by CISPR regulations
[43][44]. The comparison shows a peak reduction on the fundamental tone of
about 13 dB.
Regrettably, measurements indicate that the circuit works in a range of fre-
quencies that is sensibly lower than expected. In fact, the lock range of the
PLL, in fig. 4.15 (a), goes from 2.2 GHz to 2.5 GHz, that is far from the 3 GHz
expected. This is probably due to a design-time underestimation of the the par-
asitic effects in the VCO. However, as can be noticed in fig. 4.15 (b), the binary
modulation is properly applied, and the frequency spectrum is exactly the ex-
pected one. The peak reduction is measured in about 16 dB. A summary of the
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Figure 4.15: (a) Measured lock-range of the PLL; and (b) comparison between modulated and unmodulated power
spectra.
Output nominal frequency 3000 MHz
Lock range (designed) 2700-3150MHz
(measured) 2200-2500MHz
Modulation type Binary Random
Modulation frequency 47.17 MHz
Frequency Deviation 0.5%
Chip area 1.48× 1.48mm2
(without pads) 0.95× 0.95mm2
Power consumption 35.5mW
(PLL only) 13.5 mW
Closed loop Bandwidth 45 KHz
Table 4.4: Performance summary of the 180 nm SSCG prototype
prototype characteristics can be found in table 4.4.
4.3 Conclusion
In this chapter, the design of a SSCG aiming at reducing EMI is presented. Its
architecture is based on a PLL, wherein the modulating signal is added at the
input of the VCO. The spreading of the clock spectrum is achieved through a
fast frequency modulation, whose modulating signal is a random binary PAM.
Two prototypes have been designed, the first one in CMOS 0.35 µm tech-
nology to operate at a clock of f0 = 100MHz, and the second one in CMOS 180
nm technology to operate at a frequency f0 = 3 GHz. Both prototype perform
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the requested modulation achieving the desired clock power spectrum; how-
ever for the 180 nm prototype a maximum working frequency lower than the
expected one, and approximately equal to f0 = 2.5 GHz, has been measured.
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Chapter 5
A SSCG with slow
modulation for application to
Serial ATA-II
S
ERIAL ADVANCED TECHNOLOGY ATTACHMENT (SATA) is a computer bus
technology designed in 2003 for fast data transmission to and from Hard
Disk Drives, through a simple serial cable, in opposition to the previous ATA
standard that relied on parallel data transmission. This technology concentrates
all transmission-related problems into a single high–speed line, making the
system simpler and more reliable. Recently this protocol has raised its clock
rate to 3.0 GHz, with the release of SATA–II, in order to increase transmission
speed. The drawback to higher transmission rate is an increase in EMI. To this
regard, Serial ATA specifications suggest that a spread spectrum clock can con-
veniently be applied to perform an on-chip EMI reduction, without any need
for heavy shielding materials, thus reducing the overall cost of the equipment.
Standard Specifications of Serial ATA [23] read, about spread-spectrum:
“Serial ATA allows the use of spread spectrum clocking (SSC), or intentional low fre-
quency modulation of the transmitter clock. The purpose of this modulation is to spread
the spectral energy to mitigate the unintentional interference to radio services. [...] The
modulation frequency of SSC, as well as the modulation frequency deviation shall be
in the prescribed ranges. [...] The SSC modulation only moves the frequency below the
nominal frequency: this technique is often called down-spreading.” The two ranges
for modulation frequency and modulation frequency deviation are shown in
table 5.1, along with channel speed. As stated in the specifications, modulation
shall be slow. An example triangular frequency modulation profile is shown
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Figure 5.1: Serial ATA-II SSC profile example: Triangular
Figure 5.2: Serial ATA-II: Spectral fundamental frequency comparison, in case of Triangular profile.
in Figure 5.1, where fnom is the nominal frequency in the non Spread Spectrum
Clockmode, fm is the modulation frequency, δ is the modulation amount, and t
is time. As an example, for triangular modulation, the absolute spread amount
at the fundamental frequency is shown in fig. 5.2, as the width of its spectral
distribution.
Most of SSCGs proposed in Literature as suitable for SATA system employ
periodic modulation profiles, in particular the triangular profile as in [37][38],
Channel Speed 1.5 or 3 GHz
Spread-SpectrumModulation frequency 30 to 33 kHz
Spread-SpectrumModulation Deviation [-5000,+0] ppm
Table 5.1: Specifications of Serial ATA-II.
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Figure 5.3: Comparison between different modulation profiles.
since it is considered the simplest to implement. Nevertheless, as already dis-
cussed in chapter 2, using a random modulation profile may be advantageous
from the point of view of EMI reduction. Fig. 5.3 shows a comparison, in
the frequency range of interest for SATA, between different modulation wave-
forms: as can be noticed, the random profile is the one offering the best results
in terms of peak reduction. In this chapter a prototype of SSCG, designed to
implement a slow randommodulation for application to standard Serial ATA-II
is described.
For this prototype:
• the modulator is based on a standard Phase-Locked Loop (PLL), wherein
the modulation is obtained by driving the division ratioN of the divider;
(see chapter 3);
• the modulating signal is a PAM random signal, as expected by random
modulation (see chapter 2), whose time-symbol is Tm.
The symbols of the modulating signal comes from the output of an embed-
ded ADC-based Random Number Generator. This circuit is based on a chaotic
map, whose implementation has been part of another PhD work; a brief de-
scription of its working principles and hardware realization can be found in
Appendix A. Remember that slow modulation requires a PAM driving signal
with uniformly distributed continuous values, in order to shape flat the spread
spectrum.
Furthermore, since the power density spectrum of a PAM signal is com-
posed of adjacent lobes, the first of which ranging from 0 to fm, it can be in-
tuitively accepted that the consideration derived in chapter 3 about the condi-
tions to obtain a fast or a slow modulation can be extended to this case. For
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Center-Spread Frequency, f0 3 GHz
Spread-SpectrumModulation frequency, fm 33 kbit/s
Spread-SpectrumModulation Deviation [-5000,+0] ppm
Table 5.2: Specifications of 0.13 µm SSCG.
this reason, in the following we will continue to refer to fm = 1/Tm as the
frequency of the modulating signal.
5.1 Description of the SSCG prototype
This SSCG prototype has been implemented in UMC 130 nm technology, a
standard n-well CMOS technology optimized for digital applications. It has a
single poly-silicon layer, up to eight metal layers, and a metal/metal capacitor
options between the two top metal layers. The core power supply voltage is
1.2 volts, but 3.3 volts transistors are available as I/O devices.
The modulation parameters have been set according to the values in table
5.1, and are summarized in table 5.2.
It is worth noticing that the value of frequency deviation in table 5.2 corre-
sponds to 0.5% f0, that is ∆f = 15 Mhz. Observe that since the modulation,
according to the specifics, only moves the frequency below the nominal fre-
quency, the output frequency only spans from f0 − ∆f to f0. From table 5.2
one gets for the modulation index:
m =
∆f
fm
≃ 454
thus the modulation can actually be considered slow.
5.1.1 Implementation of the modulator
The block diagram of the SSCG is shown in fig. 5.4: its structure is based on a
standard PLL, wherein the modulation is obtained by using a programmable
integer divider in the feedback loop. The standard blocks of the PLL have
already been described in chapter 4: the phase frequency detector (PFD), the
charge pump (CP), and the 2-nd order low-pass filter (LPF). The programmable
divider ratio N can here be set to the value 199 or 200; additionally, a ∆Σ
converter is interposed between the RNG and the programming input of the
divider, as anticipated in chapter 3.
Each value coming from the low-frequency RNG is over-sampled by the ∆Σ
converter, thus transformed in a sequence of “1s” and “0s”, whose length de-
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Figure 5.4: Block diagram of the SSCG.
pends on the∆Σ Over-Sampling Ratio (OSR), that is:
OSR =
f∆Σ
fRNG
=
15MHz
33kHz
= 454
The output of the∆Σ then drives the division ratioN with a frequency that
is made higher than the PLL loop frequency, that is:
2pif∆Σ ≫ ωn
Consequently, for each input sequence, the divider will actually divide by 200
a number of times corresponding to the number of “1s” therein occurring, and
by 199 the remaining number of times. This way, the actual ratio of division
will be a value between 199 and 200, with a step correlated to the inverse of the
OSR, that is 1/454. Observing that fIN is set to 15MHz, it results for the output
frequency:
fOUTmax = 3GHz, if N = 200
fOUTmin = 2.985GHz, if N = 199
The actual output frequency then will span from fOUTmin to fOUTmax in a dis-
crete way, that can be considered a continuous way from the point of view of
slow modulation, due to the large value of OSR.
Actually, the values of f∆Σ, fIN and N have been chosen, in the design,
according to the following reasoning:
• ∆f is set to 15 MHz by the application;
• f∆Σ must be much greater than ωn, then its value shall be as large as
possible;
• the divider completes each counting at a rate equal to fOUT /N : this value
limits the upper bound of f∆Σ, that must be chosen then ≤ fOUT /N ;
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Figure 5.5: Measured output frequency for three different values of N , in case no modulation is performed: N =
199.5 (a),N = 199.25 (b),N = 199.75 (c).
• as a consequence fIN , which coincides with fOUT /N , becomes the fre-
quency to be maximized;
• it has been chosen to set fIN = ∆f = 15 MHz: this way, with an inte-
ger divider, fOUTmin and fOUTmax can be obtained with the two adjacent
values N = 199/200;
• to maximize f∆Σ, it has been set in turn equal to fOUT /N , that is 15MHz:
this way, every count of the divider a new value from the∆Σ is available
at its input.
In chapter 3 it has been shown how for any sequence, even non-periodic, the
actual value of N depends not only on the ratio between occurrences of “1s”
and occurrences of “0s”, but also on the position of the bits in the sequence: the
higher the rate of switch from a value to a different one, the best the value of
N is averaged by the loop. Fig. 5.5 shows the measured output frequency for
three different values of N , in case no modulation is performed, but only the
frequency multiplication. The values of N have been obtained by feeding the
divider with an external sequence; respectively:
• a 7.5 MHz square-wave with duty-cycle=50% has originated a value of
N = 199.5, with a corresponding fOUT = 2.9925GHz, as in fig. 5.5 (a);
• a 3.75 MHz square-wave with duty-cycle=25% has originated a value of
N = 199.25, with a corresponding fOUT = 2.98875GHz, as in fig. 5.5 (b);
• a 3.75 MHz square-wave with duty-cycle=75% has originated a value of
N = 199.75, with a corresponding fOUT = 2.99625GHz, as in fig. 5.5 (c).
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Figure 5.6: Output of the LPF.
LOAD=1 at the occurrence of clock edge, the input data is loaded.
DOWN=1 at the occurrence of clock edge, the counter decreases of 1
its current value.
HOLD=1 the counter holds without counting
Table 5.3: Operation of the divider.
The performed slow modulation transfers the PAM signal, originated by
the analog values outputted by the RNG, to the output filter voltage Vctrl, in
turn driving the VCO. Fig. 5.6 shows the measured values for Vctrl, compared
with its expected values: the ripple which is superimposed to every analog
value is originated (other than by the lock-in process of the PLL) by the mech-
anism of average so far discussed. The lower the ripple, the better the value of
N is averaged.
The block-diagram of the programmable divider is shown in fig. 5.7. It
is a 8-bit down counter, composed in turn of two 4-bit down counters, namely
DIV 0 andDIV 1. Its operation is based on the value of the bits LOAD, DOWN,
HOLD, as described in table 5.3. After the external value (for this application,
199 or 200) is loaded in the INPUT DATA bits, DIV0 starts counting down to
0 while DIV1 holds. When DIV0 gets to 0, the carry bit CY0 switches to 1; the
next cycle DIV1 decreases of 1 its current value (DOWN state) and DIV0 loads
the binary value “1111”. This process goes on until also DIV1 has counted
down to 0; at that point, all the eight outputs are 0. Then, DIV0 and DIV1 enter
the LOAD state again and a new count begins. Since every stage is fed with
a high-frequency signal (the frequency that is divided comes directly from the
output of the VCO) the divider has been realized with the dynamic true single
phase clock architecture TSPC-2. In fig. 5.8 the elementary TSPC-2 nMOS latch
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L4L5L6L7
CK CK
Figure 5.7: Block diagram of the 8-bit programmable divider.
Vin
Vout
Clk
Clk
Clk
Figure 5.8: TSPC-2 nMOS latch.
is shown.
The VCO is composed of a standard input-stage, a six-stage ring oscillator,
and a wave-shaping buffer. The elementary stage along with the architecture
of the ring-oscillator, taken from [45], are shown in fig. 5.9 and 5.10. The four
transistors M1, M2, M3 andM4 constitutes a CMOS latch delay-cell, whose dif-
VcontVin1+ Vin1−
Vin2+Vin2−
Vout+ Vout−
M1 M2
M3 M4
M5 M6
M7 M8
Figure 5.9: Ring-Oscillator: elementary stage.
A SSCGWITH SLOWMODULATION FOR APPLICATION TO SERIAL ATA-II 59
Figure 5.10: Ring-Oscillator: architecture.
ferential structure reduces the power-supply-injected phase noise. The cross-
coupled transistors, M5 and M6, control the maximum gate voltage of the
PMOS load transistors and limit the strength of the latch. When Vctrl is low,
the latch becomes weaker, and the output driving current of the PMOS load
increases, and vice-versa. With the help of the positive feedback of the latch,
the transition edges of the output waveform are sharp: this delay cell is able to
perform complete switching thus further reducing the overall phase-noise.
In addition, by using a dual-delay scheme (fig. 5.10) to implement the VCO,
through the introduction of transistors M7 andM8, higher operation frequency
is achieved. In the differential stage, in fact, the couple of inputs Vin2+ and
Vin2− are taken from two stages before the current stage: these signals turn on
in advance PMOS transistors during the output transitions and compensate for
the performance of PMOS, which are usually slower than that of the NMOS.
This operation then enhances the rise time of the output.
As it can be noticed in the microphotograph of the chip, shown in fig. 5.11,
the prototype is composed of four separate circuits: the low-frequency part
originating the modulating signal, which will be described in subsection 5.1.2,
and three high-frequency PLLs, identical in all aspects but in the main output
frequency. They are centered respectively on 2.7, 3.3 and 3 GHz; this solution
has been adopted to ensure that in presence of errors in the computation of
parasitic effects, at least one of the three PLLs locks at the desired frequency:
parasitic effects, in fact, strongly influence the oscillating frequency of the ring-
oscillator. Figure 5.12 shows the three VCO fOUT/Vctrl characteristics obtained
from simulations; for all three the voltage/frequency ratio is set to:
KVCO = 937.5MHz/V.
The procedure followed for sizing the PLL band-loop and get stability is the
same as in chapter 4. In this project design, the current delivered by the CP
60 CHAPTER 5
Figure 5.11: Microphotograph of the 0.13 µm SSCG prototype.
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Figure 5.12: fOUT/Vctrl simulated characteristics of the three VCO.
has been set to Ipump = 20µA, while the division ratio of the divider, which in
this case is programmable, can assume the two valuesN = 199/200. To ensure
stability, the internal filter has been designed with:
C1 = 600 pF
C2 = 60 pF
R1 = 6.8 kΩ
plus an additional low-pass filter, with R = 100kΩ, C = 710fF, has been in-
serted between the LPF and the VCO. The additional pole introduced by this
filter is positioned at a frequency that is sufficiently high to allow that the anal-
ysis of stability is conducted without taking into consideration its presence.
A SSCGWITH SLOWMODULATION FOR APPLICATION TO SERIAL ATA-II 61
S/H
MUX
−1 +1
Vint
{xk}
[−1,1]
PAM
Clk
V∆Σ
Figure 5.13: Block diagram of the ∆Σ converter.
Figure 5.14: ∆Σ converter: output waveforms of integrator and sample/hold.
The closed-loop PLL bandwidth of the VCO results equal to:
ωn =
√
IpumpKVCO
2piNC1
= 395krad/s
thus meaning a cut-off frequency of about 63 KHz. Also, the PLL lock-in time
can be estimated to TL = 2pi/ωn ≃ 16 µs.
5.1.2 Implementation of the modulating signal
The block diagram of the first order ∆Σ is shown in fig. 5.13: it is composed of
a loop including an integrator, a comparator, a sample/hold (S/H) and a mul-
tiplexer (MUX). The MUX is programmed to output “1” when the comparator
outputs “-1”, and viceversa: fig. 5.14 depicts the behavior of the output Vint of
the integrator, along with the output V∆Σ of the S/H, in response to an ana-
log value of “0.5” at the input. The input is summed to the feedback value,
and the sum is fed to the integrator, which originates a ramp whose slope is
proportional to it. The output of the integrator is then compared to zero and
latched by the S/H. As a result, the output V∆Σ is a periodic waveform whose
duty cycle is proportional to the normalized input: “0.5” considered over the
interval [-1,1] corresponds to a duty cycle equal to 3/4.
More in general, the length of the period of the sequence depends on how
much easily the input analog value can be represented in a digital format; “0.5”
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Output frequency 3 GHz
Modulation type Continuous-values Random
Modulation frequency 33 kHz
Frequency Deviation 15 MHz
Lock-range 2.562–3.012 GHz
Chip area 650× 830µm2
Power consumption 37mW
Closed loop Bandwidth 63 KHz
C1 = 600pF, C2 = 60pF
R1 = 6.8kΩ
Table 5.4: Performance summary of the 0.13 µm SSCG prototype
is very easily representable with a couple of bits, but a different value, say
“0.754” may require a number of bits that could be larger than the available
454. If the data is irrational (e.g. pi) the sequence can not be periodic at all.
5.1.3 Post-fabrication measurements
Table 5.4 gives a performance summary of the integrated SSCG, referring to the
PLL centered on 3 GHz. The active area occupies 650 × 830µm2 and the total
area including pads is 1400 × 1400µm2. The measured power consumption
amounts to 37mW, whereas the simulated power consumed by each PLL is
around 14.8mW. Figure 5.15 shows the measurement of the ∆Σ output. From
the bottom: 33 kHz clock, 15 MHz ∆Σ output and demodulated ∆Σ output,
through an external filter. Figure 5.16 shows the measured lock-range of (a)
the PLL centered on 2.7 GHz and (b) the PLL centered on 3 GHz. In the first
case the lock-range spans from 2.328GHz to 2.735GHz; in the second case from
2.562GHz to 3.012GHz. Again referring to the PLL centered on 3 GHz, fig. 5.17
shows the measured spectrum of its output signal in case it is not modulated
(a) and in case it is (b). The measured peak reduction is about 18 dB.
5.2 Conclusion
In this chapter the design of a SSCG that aims at reducing EMI emissions for
application to standard Serial ATA-II is presented. The spreading of the clock
spectrum is achieved through a slow frequency modulation involving a ran-
dom continuous-values PAM signal as driving signal. One prototype has been
designed, in CMOS 0.13 µm technology to operate at a clock of f0 = 3 GHz.
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Figure 5.15: Measurement of the∆Σ output. From the bottom: 33 kHz clock, 15 MHz∆Σ output and demodulated
∆Σ output, through an external filter.
(a) (b)
Figure 5.16: Measured lock-range of (a) the PLL centered on 2.7 GHz and (b) the PLL centered on 3 GHz.
The prototype performs the expected modulation, achieving the desired clock
power spectrum.
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(a) (b)
Figure 5.17: (a) Measurements from the prototype in non spread spectrummode; and (b) in spread spectrummode.
Part II
Circuits for UWB.
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Chapter 6
Introduction
U
LTRA-WIDE BAND (UWB) radio1 is a fast emerging technology with
uniquely attractive features inviting major advances in wireless com-
munications, networking, radar, imaging, and positioning systems. By its rule-
making proposal in 2002, the Federal Communications Commission (FCC) in
the United States essentially unleashed huge “new bandwidth” (3.6-10.1 GHz)
at the noise floor, where UWB radios overlaying coexistent RF systems can op-
erate using low-power ultra-short information bearing pulses. With similar
regulatory processes currently under way in many countries worldwide, in-
dustry, government agencies, and academic institutions responded to this FCC
ruling with rapidly growing research efforts targeting a host of exciting UWB
applications: short-range very high-speed broadband access to the Internet,
covert communication links, localization at centimeter-level accuracy, high-
resolution ground-penetrating radar, through-wall imaging, precision naviga-
tion and asset tracking, just to name a few.
UWB characterizes transmission systems with instantaneous spectral occu-
pancy in excess of 500 MHz or a fractional bandwidth of more than 20%. The
fractional bandwidth is defined as B/fc , where:
B := fH − fL
denotes the -10 dB bandwidth and center-frequency
fc := (fH + fL)/2
with fH being the upper frequency of the -10 dB emission point, and fL the
lower frequency of the -10 dB emission point.
1The following introduction to UWB systems is mainly drawn from the article [46], which the
reader is referred to for a more detailed analysis of such systems in all their aspects.
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Such systems rely on ultra-short (nanosecond scale) waveforms that can be
free of sine-wave carriers and do not require IF processing because they can
operate at baseband (since this is not true for all existing UWB systems, the ones
operating at baseband are referred to as impulse-radio (IR) UWB, as opposed
as multiband or multi-carrier UWB, discussed later in this chapter).
As information-bearing pulses with ultra-short duration have UWB spec-
tral occupancy, UWB radios come with unique advantages that have long been
appreciated by the radar and communications communities:
1. enhanced capability to penetrate through obstacles;
2. ultra high precision ranging at the centimeter level;
3. potential for very high data rates along with a commensurate increase in
user capacity;
4. potentially small size and processing power.
Despite these attractive features, interest in UWB devices prior to 2001was pri-
marily limited to radar systems, mainly for military applications. But things
changed drastically in the spring of 2002, when the FCC released a spectral
mask allowing (even commercial) operation of UWB radios at the noise floor,
but over an enormous bandwidth (up to 7.5 GHz). This huge “new band-
width” opens the door for an unprecedented number of bandwidth-demand-
ing position-critical low-power applications in wireless communications, net-
working, radar imaging, and localization systems [47]. It also explains the
rapidly increasing efforts undertaken by several research institutions, industry,
and government agencies to assess and exploit the potential of UWB radios in
various areas. These include short-range, high-speed access to the Internet, ac-
curate personnel and asset tracking for increased safety and security, precision
navigation, imaging of steel reinforcement bars in concrete or pipes hidden
inside walls, surveillance, and medical monitoring of the heart’s actual con-
tractions.
For wireless communications in particular, the FCC regulated power levels
are very low (below -41.3 dBm), which allows UWB technology to overlay al-
ready available services such as the global positioning system (GPS) and the
IEEE 802.11 wireless local area networks (WLANs) that coexist in the 3.6-10.1
GHz band. Although UWB signals can propagate greater distances at higher
power levels, current FCC regulations enable high-rate (above 110 MB/s) data
transmissions over a short range (10-15m) at very low power. Similar to the fre-
quency reuse principle exploited by wireless cellular architectures, low-power,
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short-range UWB communications are also potentially capable of providing
high spatial capacity, in terms of bits per second per square meter. In addition,
UWB connectivity is expected to offer a rich set of software-controllable pa-
rameters that can be used to design location-aware communication networks
flexible to scale in rates and power requirements.
To fulfill these expectations, however, UWB research and development has
to cope with formidable challenges that limit their bit error rate (BER) perfor-
mance, capacity, throughput, and network flexibility. Those include high sen-
sitivity to synchronizing the reception of ultra-short pulses, optimal exploita-
tion of fading propagation effects with pronounced frequency-selectivity, low-
complexity constraints in decoding high-performance multiple access proto-
cols, and strict power limitations imposed by the desire to minimize interfer-
ence among UWB communicators, and with coexisting legacy systems, partic-
ularly GPS, unmanned air vehicles (UAVs), aircraft radar, and WLANs. These
challenges call for advanced digital signal processing (DSP) expertise to ac-
complish tasks such as synchronization, channel estimation and equalization,
multiuser detection, high-rate high-precision low-power analog/digital con-
version (ADC), and suppression of aggregate interference arising from coexist-
ing legacy systems.
Despite its renewed interest during the past decade, UWB has a history
as long as radio. When invented by Guglielmo Marconi more than a century
ago, radio communications utilized enormous bandwidth as information was
conveyed using spark-gap transmitters. The next milestone of UWB technol-
ogy came in the late 1960s, when the high sensitivity to scatterers and low
power consumption motivated the introduction of UWB radar systems [48],
[49], [50]. Ross’ patent in 1973 set up the foundation for UWB communications.
Readers are referred to [48] for a review of pioneer works in UWB radar and
communications. In 1989, the U.S. Department of Defense (DoD) coined the
term “ultra wideband” for devices occupying at least 1.5 GHz, or a -20 dB frac-
tional bandwidth exceeding 25% [51]. Similar definitions were also adopted
by the FCC notice of proposed rule making that regulated UWB recently. The
rule making of UWB was opened by FCC in 1998. The resulting First Report
and Order (R&O) that permitted deployment of UWB devices was announced
on 14 February and released in April 2002 [52]. Three types of UWB systems
are defined in this R&O: imaging systems, communication and measurement
systems, and vehicular radar systems. Among the spectral masks assigned to
these applications, the one for indoor communications is illustrated in fig. 6.1,
as taken from [46].
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Figure 6.1: FCC indoor mask.
Foremost application trends in UWB system development are outlined in
the following.
• Wireless personal area networks (WPANs). Also known as in-home net-
works, WPANs address short-range (generally within 10-20 m) ad hoc
connectivity among portable consumer electronic and communication
devices. They are envisioned to provide high-quality real-time video and
audio distribution, file exchange among storage systems, and cable re-
placement for home entertainment systems. UWB technology emerges as
a promising physical layer candidate for WPANs, because it offers high-
rates over short range, with low cost, high power efficiency, and low duty
cycle.
• Imaging systems. Different from conventional radar systems where tar-
gets are typically considered as point scatterers, UWB radar pulses are
shorter than the target dimensions. UWB reflections off the target ex-
hibit not only changes in amplitude and time shift but also changes in
the pulse shape. As a result, UWB waveforms exhibit pronounced sensi-
tivity to scattering relative to conventional radar signals. This property
has been readily adopted by radar systems (see e.g., [48] and references
therein) and can be extended to additional applications, such as under-
ground, through-wall and ocean imaging, as well as medical diagnostics
and border surveillance devices [55], [56].
• Vehicular radar systems. UWB-based sensing has the potential to improve
the resolution of conventional proximity and motion sensors. Relying on
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the high ranging accuracy and target differentiation capability enabled
by UWB, intelligent collision-avoidance and cruise-control systems can
be envisioned. These systems can also improve airbag deployment and
adapt suspension/braking systems depending on road conditions. UWB
technology can also be integrated into vehicular entertainment and nav-
igation systems by downloading high-rate data from airport off ramp,
road-side, or gas station UWB transmitters.
• Wireless Sensor networks. Wireless Sensor Networks (WSNs) consist of
a large collection of small battery-powered devices called nodes which
integrate computing, sensing and communication capabilities. WSNs
promise to be a solution to all those pervasive and geographic problems
of sensing, automatic surveillance, intelligent unmanned monitoring that
are out of the scope of less flexible approaches heavily relying on rigid or
semi-rigid communication infrastructures. The nodes can be static, if de-
ployed for, e.g., avalanche monitoring and pollution tracking, or mobile,
if equipped on soldiers, firemen, or robots in military and emergency re-
sponse situations. Key requirements for sensor networks operating in
challenging environments include low cost, low power, and multi func-
tionality. High data-rate UWB communication systems are well moti-
vated for gathering and disseminating or exchanging a vast quantity of
sensory data in a timely manner. WSNs have been attracting increasing
research interest since they pose unique design challenges in network
organization and routing-algorithms, collaborative processing tasks and
communication techniques. In the most promising applications, nodes
are randomly and densely deployed either inside the phenomenon or
very close to it and their functionality depends on the existence of a com-
munication network capable of transferring information from one node
to another and, possibly, to a central collecting unit. Typically, energy
is more limited in sensor networks than in WPANs because of the na-
ture of the sensing devices and the difficulty in recharging their batter-
ies. Studies have shown that current commercial Bluetooth devices are
less suitable for sensor network applications because of their energy re-
quirements [53] and higher expected cost [54]. In addition, exploiting the
precise localization capability of UWB promiseswireless sensor networks
with improved positioning accuracy. This is especially useful when GPSs
are not available, e.g., due to obstruction.
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Baseband pulses can also be modulated onto carrier(s) to higher frequency
band(s). Recently, there has been an increasing interest in transmissions with
multiple subbands, which we henceforth term multiband UWB (see e.g., [57],
[58], [59]). In multiband UWB radios, pulses are modulated by several ana-
log carriers to subbands 500-800 MHz wide. Multiband UWB can make more
efficient use of the FCC mask, minimize interference to existing narrowband
systems by flexible band selection, and facilitate future scalability of the spec-
trum use. Moreover, since each band occupies only a fraction of the bandwidth
of a singleband transmission, the pulse shaper employed in multiband UWB
can have much longer duration in time, which in turn eases implementation
of the ADC, and enables implementation with off-the-shelf (OTS) components
capitalizing on existing mature technology for wideband communications.
As in single-band UWB, challenges facingmultiband UWB systems include
timing acquisition and channel estimation. However, due to the introduction
of multiple carrier frequencies, new challenges arise.
Multiband UWB radios rely on analog carriers, and thus have to deal with
multiple carrier frequency offsets (CFO) arising from the mismatch of multi-
ple transmit-receive oscillators. Unless compensated for, CFO is known to de-
grade performance severely, especially in carrier-modulated MC-UWB trans-
missions. For multiband UWB, carrier frequency synchronization is more chal-
lenging because there are more than one carrier frequencies, especially when
OFDM or fast frequency-hopping is employed across multiple bands. For this
reason, multiband UWB calls for CFO sensitivity studies, low complexity CFO
estimators, and per-subcarrier based channel estimation modules.
Multiband UWB multiple access schemes also have to be designed by tak-
ing all bands into consideration. In particular, they require several mixers
or digital fast Fourier (FFT) transform techniques to place the different signal
components in the required bands.
To summarize, multiband based UWB-MA scheme must account for the
following issues:
• flexibility to accommodate various schemes for multiple access,
• capability to collect full multipath diversity,
• scalability in spectral efficiency (from low, to medium, and high data
rates).
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Figure 6.2: (a) Generally adopted pulse shapes in UWB communications; (b) Fourier transform of several pulse
shapes. Pulse width: 0.7 ns.
Generally adopted spectrum shapers p(t) for UWB communications include
the Gaussian pulse, the Gaussianmonocycle (first derivative of Gaussian pulse),
and the second derivative of the Gaussian pulse, as depicted in fig. 6.2, along
with their Fourier transforms (FTs). The reason behind the popularity of these
pulses is twofold:
• Gaussian pulses come with the smallest possible time-bandwidth prod-
uct of 0.5, which maximizes range-rate resolution and
• the Gaussian pulses are readily available from the antenna pattern [60].
With Tp at the sub-nanosecond scale, p(t) occupies UWB with bandwidth B ≈
1/Tp. Such an ultra-short p(t) also gives rise to multiple resolvable copies, and
thus enables rich multipath diversity.
In a typical UWB system, each information-conveying symbol is represent-
ed by a number of Nf pulses, each transmitted per frame of duration Tf ≫
Tp. Having Nf frames, over which a single symbol is spread, reverses the
commonly used terminology where a frame consists of multiple symbols (here
multiple frames comprise a symbol). WithM -ary modulation, log2M message
bits are transmitted during a signaling interval of duration Ts = NfTf that
corresponds to a bit rate BR = (log2M)/Ts.
As bandwidth efficiency drops with increasing modulation sizeM , PPM is
suitable for power-limited applications. In fact, PPM was almost exclusively
adopted in the early development of UWB radios because negating ultrashort
pulses were difficult to implement. As pulse negation became easier to imple-
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ment, pulse amplitude modulation (PAM) attracted more attention. In partic-
ular, whenM = 2, antipodal pulses are used to represent binary symbols, as in
binary phase shift keying (BPSK) or bipolar signaling.
To allow for multi-user access (MA) to the UWB channel, time hopping
(TH) was introduced early in [61]. With TH, each pulse is positioned within
each frame duration Tf according to a user-specific TH sequence. With TH
codes, MA is achieved by altering the pulse position from frame to frame, ac-
cording to the sequence.
MA can also be enabled by modifying the pulse amplitude from frame to
frame. Depending on the spreading codes employed, the UWB systems are
termed TH-UWB [61], direct-sequence (DS)-UWB [62], or baseband
single-carrier /multicarrier (SC/MC)-UWB [63], [64], just to name a few.
In addition to facilitating multiple access, spreading codes also shape the
transmit spectrum. In fact, continuous pulse generation leads to strong spectral
lines in the transmitted signal at multiples of the pulse repetition frequency:
the transmit PSD in case of no spreading thus presents pronounced spectral
lines. To cope with this problem and thus smooth the transmit power spectrum
density, traditionally random sequences are used, typically originated for UWB
systems by a pseudo-random generator.
Part II of this work is structured as follows:
• in chapter 7 a chaos-based sequence generation method for reducing Mul-
tiple Access Interference (MAI) in Direct Sequence UWBWireless-Sensor-
Networks (WSNs) is presented, along with the schematic design of a
modulator scheme. Chaos-based spreading is numerically optimized to
combine with the pulse profile (as obtained by extensive simulations) and
maximizing the Bit-Rate (BR) at which each user may transmit given a
certain link quality, measured as the Signal-to-Interference Ratio (SIR);
when compared with traditional random sequences, the BR increase is
up to 30%.
• in chapter 8 design and simulations of a Low-Noise Amplifier for im-
pulse radio UWB are presented. This topic was studied during a study-
abroad period in collaborationwith Delft University of Technology, Delft,
Netherlands. UWB communication poses big challenges for low-noise
amplifier: since the LNA is the first active component close to the an-
tenna, it must provide sufficient low noise behavior not only at one fre-
quency but over the whole UWB frequency band from 3.1 to 10.6GHz.
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Compared to competitive solutions, this chip will be much smaller and
cheaper; it will use standard CMOS technology, and achieve very low
noise, high gain and wide band matching at reasonable power consump-
tion.
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Chapter 7
A DS-UWB modulator for
WSN chaos-based spreading
A
TYPICAL CONFIGURATION of Wireless Sensor Network (WSN) is shown
in Figure 7.1. Nodes are randomly and densely deployed, and their
functionality depends on the existence of a communication network capable
of transferring information from one node to another and, possibly, to a central
collecting unit. Due to its structure, the physical wireless interface of such a
network must cope with the presence of a potentially large number of com-
petitors for the communication channel as well as with the absence of a cen-
tral authority managing the diversity needed to distinguish competing logical
links.
A way to address this problem is to employ Direct Sequence Code Division
Multiple Access (DS-CDMA) that distinguishes nodes by means of binary an-
tipodal spreading codes that act as node signatures. Due to stringent resource
constraint in terms of energy and memory, typically short spreading factors are
Data
Collector
Sensorfield
Sensor node
Figure 7.1: Typical WSN configuration. Sensor nodes are scattered in a sensor field.
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used [65].
Though the design of the dedicated signaling channel and protocol is out
of the scope of this work, it can be easily envisioned that each node generates
its spreading code which is saved in its internal memory and then exchanged
once with all the neighboring nodes before communication begins.
Since no global structure or authority is assumed, spreading codes cannot
be made orthogonal unless a very complex negotiation is initiated that risks to
involve the whole network and thus must be avoided [66].
Yet, since in many applications nodes are scattered in unknown but fixed
positions, the communication environment can be considered bit-synchronous
as receivers will be able, through standard DS-CDMA algorithm [67], to even-
tually compensate delays that do not change in time.
To avoid frequency allocation problems, and thus cope with uncontrolled
and unsupervised environments, DS-CDMA modulation may be Ultra Wide
Band (UWB). As already mentioned, to achieve UWB transmission, very short
pulses (< 1ns) are employedwhose shape ismainly dictated by spectrum shap-
ing problems as well as implementation constraints rather than Inter Chip In-
terference (ICI) considerations.
In the light of the above discussion, the system under investigation is an
UWB bit-synchronous interface exploiting code diversity to allow multiple ac-
cess, for which codes cannot be orthogonal but must be generated and propa-
gated locally without any global knowledge of the system, and in which ICI is
non-negligible.
As far as the receiver is concerned, due to the stringent energy limitations
of the nodes, it must be kept in the simplest form, i.e. that of a correlate-and-
dump receiver matching the spreading sequence of the nodes whose signal
must be decoded. Such a simple structure paired with the lack of orthogonal-
ity of spreading codes immediately hints at the presence of Multiple Access
Interference (MAI) that actually becomes the main cause of quality degrada-
tion when the number of nodes increases.
As for the transmitted pulses, the most commonly adopted shapes for UWB
systems are the Gaussian pulse and its derivatives as proposed by Win and
Scholtz [68] and in [69] [70] [71] respectively.
The approach we pursue is that of designing a pulse-shaper whose pulses
have spectral characteristics similar to the 2-nd derivative of a Gaussian pulse,
and fitting within the spectral mask for UWB transmission. Then, we propose a
chaos-based generator [72] of spreading sequences that may be easily triggered
independently for each node (i.e. that does not require any central authority
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for code assignment) and that effectively copes with ICI and in general with
the pulse profile either by increasing the quality of transmission or allowing
an higher ICI – and thus a higher bit rate (BR) when quality is fixed. To do
so we start from the wide Literature on the exploitation of (quantized) chaotic
dynamics to generate spreading sequences that improve the performance of
DS-CDMA systems in various environments and operating conditions.
The key idea is that chaos-based generators control the statistical features
of the sequences that, in turn, interact with the pulse shape in determining the
final performance figure.
The results of this approach are extremely promising since intensiveMonte-
Carlo simulations allow to tune sequences to the pulse shape and obtain an
increase in BR of 30% when compared with the pseudo-noise (PN) generation
that would be the classical choice for these systems.
In the following:
• the systemmodel is stated, starting from the signal transmitted from each
user up to the derivation of the expression of the received signal. Particu-
lar emphasis are on the definition of the main performance figures. Stan-
dard Gaussian Assumption (SGA) is adopted to identify a unique sig-
nificant quantity called Signal-to-Interference Ratio (SIR) accounting for
the relative strength of the useful signal and of the disturbances. In our
scheme SGA is well suited to estimate actual performance as the disturb-
ing quantity can be expressed as a weighted sum of many independent
variables. Its validity is confirmed in [72] through numerical results;
• then, the generation of spreading sequences by means of the quantiza-
tion and periodical repetition of chunks of chaotic trajectories is briefly
recalled. The statistical properties of the generated sequences are also
described in detail;
• subsequently, the scheme of a modulator is proposed and described in
detail. It entails a pulse-shaper, controlled by both the spreading sym-
bols and the bits to be transmitted, along with an equivalent circuit for
both transmitter and receiver antennas. An average impulse computed
from simulations is then considered and compared with a classical 2-nd
derivative Gaussian pulse fitting the spectral mask set for UWB transmis-
sions;
• the path followed for the optimization of the sequence generator is briefly
sketched and some results are given.
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7.1 System model and performance figures
Given a set of U nodes, the signal generated by the u-th transmitter can be
taken from [73]:
s(u)(t) =
√
P (u)
∞∑
h=−∞
b
(u)
h
N−1∑
k=0
y
(u)
k g (t− hTb − kTc) , (7.1)
where b
(u)
h ∈ {−1, 1} are the transmitted bits, y(u)j ∈ {−1, 1} represent the
spreading symbols, Tb is the bit period, Tc is the chip period, the integer N =
Tb/Tc is the spread spectrum processing gain or spreading factor, g (t) is the chip
pulse and
√
P a power control factor. Note that
√
P depends onN , on the pulse
profile, on the spreading sequence and sets the energy Eb that the transmitter
puts in each bit.
The signal generated at the transmitter is sent through the channel bymeans
of an antenna that can be effectively modeled by an attenuation Atx (assumed
equal for all the nodes) and a time-derivative [74]. Along the channel the signal
suffers from an attenuation A
(u)
ch and a delay τ
(u) that depends on the traveled
path, and finally arrives to the receiver antenna that imposes a further attenu-
ation Arx and a time-derivative.
Hence, the signal due to the u-th transmitter that is received can be writ-
ten in terms of the second derivative of the chip original pulse [69] grx (t) =
(d2/dt2)g (t) as
s(u)rx (t) = AtxA
(u)
ch Arx
√
P (u) ×
∞∑
h=−∞
b
(u)
h
N−1∑
k=0
y
(u)
k grx (t− hTb − kTc) .
Since we assume that the receivers can eventually compensate delays that
do not change in time, we are legitimate to set τ (u) = 0 for every u. On the con-
trary, we cannot assume straightforwardly that P (u) can be set to ensure power
equalization ArxA
(u)
ch Atx
√
P (u) =const. In fact, in a general WSN scenario (i.e.,
when no central node is assumed), more than one receiver may be active at the
same time, each one potentially interested in the signal coming from a different
transmitter.
It is reasonable to assume that all the nodes have identical air interfaces and
thus that, when transmitting in the same conditions, deliver the same energy
per bit Eb to the receiver. More in detail we may concentrate on the reception
of the 0-th bit, choose ArxA
(u)
ch Atx = 1 as a reference ideal conditions and get
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Eb =
∫ ∞
−∞
∣∣∣∣∣
√
P (u)
N−1∑
k=0
y
(u)
k grx (t− kTc)
∣∣∣∣∣
2
dt
= P (u)
N−1∑
j=0
N−1∑
k=0
y
(u)
k y
(u)
j
∫ ∞
−∞
grx (t− jTc) grx (t− kTc) dt
= P (u)
N−1∑
j=0
N−1∑
k=0
y
(u)
k y
(u)
j Grx ((j − k)Tc) ,
wherewe assumed g (−t) = g (t) (and thus grx (−t) = grx (t)) to defineGrx (x) =∫∞
−∞
grx (t) grx (x− t) dt as the convolution of the chip pulse with itself. From
the above equality we get
P (u) =
Eb∑N−1
j=0
∑N−1
k=0 y
(u)
k y
(u)
j Grx ((j − k)Tc)
. (7.2)
Note that when received pulses do not produce inter-chip interference (ICI)
we have Grx (mTc) = 0 for every integer m 6= 0 and Grx (0) =
∫∞
−∞
grx (t)
2 dt
that is the pulse energy. In this case
P (u) =
Eb
NGrx (0)
i.e., P (u) is the ratio between the bit energy andN times the received chip pulse
energy. Yet, received UWB pulses are, in general, non ICI-free and P takes into
account the whole bit signal. In the following we will assume that P (u) is such
that Eb = 1, that is, P (u) is set to make the waveform corresponding to the
unmodulated spreading sequence, defined as
y(u)rx (t) =
√
P (u)
N−1∑
k=0
y
(u)
k grx (t− kTc) ,
a unit energy waveform.
The decoding part of the receiver is fed with the sum of all the incoming
signals plus the thermal noise n(t), i.e. with:
z(t) = n(t) +ArxAtx
U−1∑
u=0
A
(u)
ch
√
P (u)
∞∑
h=−∞
b
(u)
h ×
N−1∑
k=0
y
(u)
k grx (t− hTb − kTc)
= n(t) +ArxAtx
U−1∑
u=0
A
(u)
ch
∞∑
h=−∞
b
(u)
h y
(u)
rx (t− hTb), (7.3)
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is the waveform corresponding to the unmodulated spreading sequences
at the receiver.
We assume to use the simplest possible decoding, i.e. a correlate and dump
receiver matched with the useful transmitter. Within this scheme we focus,
without loss of generality, on the decoding of the 0-th bit of the 0-th transmitter
and first compute
X = C
∫ ∞
−∞
z(t)y(0)rx (t)dt
for some positive constant C and estimate b
(0)
0 = 1 if X > 0 or b
(0)
0 = −1 if
X < 0.
Going back to (7.3) one gets:
X = CArxAtx
U−1∑
u=0
A
(u)
ch
∞∑
h=−∞
b
(u)
h
∫ ∞
−∞
y(u)rx (t− hTb)y(0)rx (t)dt +
C
∫ ∞
−∞
n(t)y(0)rx (t)dt.
Since correlation with y
(0)
rx is a key component of the decision signal X , we
defineX
(u)
h =
∫∞
−∞
y
(u)
rx (t− hTb)y(0)rx (t)dt to rewrite:
X = CArxAtx
[
A
(0)
ch X
(0)
0 b
(0)
0 +A
(0)
ch
∞∑
h=−∞
h 6=0
X
(0)
h b
(0)
h +
U−1∑
u=1
A
(u)
ch
∞∑
h=−∞
X
(u)
h b
(u)
h
]
+ C
∫ ∞
−∞
n(t)y(0)rx (t)dt.
Note now that X
(0)
0 = Eb that, by means of the factors P (u) is made inde-
pendent of u and, in our assumptions, equal to 1. With this we may finally set
C =
(
ArxAtxA
(0)
ch
)−1
to obtain:
X = b
(0)
0 +
∞∑
h=−∞
h 6=0
X
(0)
h b
(0)
h
︸ ︷︷ ︸
Is
+
U−1∑
u=1
A
(u)
ch
A
(0)
ch
∞∑
h=−∞
X
(u)
h b
(u)
h︸ ︷︷ ︸
Ic
+C
∫ ∞
−∞
n(t)y(0)rx (t)dt︸ ︷︷ ︸
In
,
where we have highlighted the useful component b
(0)
0 , the self-interference Is
due to the other bits of the useful stream, the cross-interference Ic due to the
other transmitters, and the thermal noise contribution In.
Each of the non-useful components in the expression ofX may be assumed
to be a zero-mean Gaussian random-variable (this is called standard gaussian
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assumption). This is straightforward for the thermal-noise component but is
also a sensible assumption for the self- and cross-interference that are weighted
sums of the independent antipodal random variables b
(u)
h .
In the light of this, the performance of the elementary decoder is uniquely
determined by the variances σ2s , σ
2
c , and σ
2
n. In fact, its bit error probability [75]
is
Perr =
1
2
erfc
√
1
2(σ2s + σ
2
c + σ
2
n)
.
In the following we will assume that the system is dominated by interfer-
ence, i.e., that σ2s + σ
2
c ≫ σ2n, so that the signal-to-interference (SIR)
ρ =
1
σ2s + σ
2
c
(7.4)
becomes the main performance figure.
The variances involved in the definition of SIR will be computed by av-
eraging both on the transmitted bits (Eb) and on the possible spreading se-
quences (Ey) that affect the X
(u)
h terms. Since the bits are independent and
zero-mean we have Eb
[
b
(u′)
h′ b
(u′′)
h′′
]
= 0 whenever u′ 6= u′′ or h′ 6= h′′, while
Eb
[(
b
(u)
h
)2]
= 1. This helps writing
σ2s =
∞∑
h=−∞
h 6=0
Ey
[(
X
(0)
h
)2]
(7.5)
σ2c =
U−1∑
u=1
(
A
(u)
ch
A
(0)
ch
)2 ∞∑
h=−∞
Ey
[(
X
(u)
h
)2]
(7.6)
=
U−1∑
u=1
(
A
(u)
ch
A
(0)
ch
)2 ∞∑
h=−∞
Ey
[(
X
(1)
h
)2]
(7.7)
in the last of which we have realized that, if we agree to use independent in-
stances of the same sequence generator for each transmitter, the expectation in
σ2c is actually independent of u as long as u 6= 0. Hence, the cross-interference
power can be factored in two terms the first of which
Z =
U−1∑
u=1
(
A
(u)
ch
A
(0)
ch
)2
takes into account the ratios between the attenuations of the interfering com-
ponent and the attenuation of the useful component and is dependent on the
channel and on the node deployment models. Since, for a given scenario, Z
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Figure 7.2: The family of maps used for the generation of spreading sequences whose statistical features depend
on parameter r.
indicates the number of nodes that can be used to obtain a desired link quality,
in the follow we will call Z as load factor. The second term takes into account
the correlation of the waveforms corresponding to the unmodulated spreading
sequences with different delays.
7.2 Chaos-based generation of spreading sequences
As far as yuk are concerned, they are taken from the quantization of the trajec-
tory of a discrete time chaotic dynamical system xk+1 = M(xk), where M :
[0, 1] 7→ [0, 1] is assumed to be at least a mixing chaotic map [21]. The spread-
ing sequence is selected considering a chunk of length N xk, xk+1, . . . , xk+N−1
of the map trajectory and getting binary values by quantizing so that yk = +1
if xk < 1/2 and yk = −1 if xk ≥ 1/2.
The family of maps we will use is shown in Fig. 7.2 where r ∈]− 1, 1[ is the
parameter defining the breakpoints between adjacent segments.
It has been shown that for such a map [21], being i ≤ j ≤ k ≤ l:
Ey [y
u
i y
u
j ] = r
j−i
Ey [y
u
i y
u
j y
u
ky
u
l ] = r
j−i+l−k (7.8)
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This property is used to compute the Ey[·] terms contained in the expres-
sion of σ2s and σ
2
c . Summarizing, the family of maps here considered is able to
produce antipodal sequences with exponentially decaying second- and fourth-
order correlations with the rate of decay r that may be arbitrarily set to any
number in ]− 1, 1[.
7.3 Design of the Modulator
The proposed modulator, designed in CMOS UMC130 1.2V technology, is
meant to generate a sequence of 2-nd derivative Gaussian-shaped pulses, con-
trolled by both the spreading sequence and the bits to be transmitted. It is
based on the classical scheme used to obtain a glitch from a NAND gate [76]
(Fig. 7.3). As one can see, a rising edge at the input In produces a glitch at
the NAND output, subsequently amplified by a buffer, due to the fact that the
two inputs of the NAND carry a phase difference depending on the delay τ
introduced by the inverter. The width τ1 of the glitch, in turn, depends both on
the delay τ and on the load Ctune.
In order to obtain the proper shape for the final pulse, and at the same time
to ensure that the sequence is composed of equidistant pulses, a second block is
introduced, whose function is that of a delay selector, whose schematic is shown
in Fig. 7.4. If Sel = 1, then transistor M1 is on, while M2 is off, so that the
CMOS pass transistor PT is open: the signal In then gets to the output after
passing through the inverters I1 and I2, thus carrying a delay here defined as
τ2. On the contrary, if Sel = 0, then transistor M1 is off while M2 is on, so that
the CMOS pass transistor PT is close, whereas the output of I2 is three-state:
the signal In then gets to the output after passing through PT, that is almost
immediately, carrying a negligible delay (here considered vanishing).
The whole modulator scheme, shown in Fig. 7.5, is composed of two
branches, each one entailing a pulse generator, a delay selector and some ad-
ditional logic; the simulated circuit includes also an equivalent model of the
transmitting antenna, as well as an equivalent circuit of the receiving one; both
of them have been taken from [77] and their components (including resistors
R1 and R2) have been sized so to obtain the desired derivative behavior.
Given an input clockClk, the two outputs of the pulse generators P1 and P2
respond to a rising edge with a glitch, as already seen. Then the transmitting
antenna performs their difference, P1 − P2, whose waveform is shown in Fig.
7.5 too. As one can see, depending on the value of the controlling signal Sel,
the signal that gets delayed is either P1 or P2, so that two shapes are possible
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Figure 7.3: Pulse Generator based on the glitch produced by a NAND gate when one input get delayed with
respect to the other one.
In
Sel
OutM1
M2
I1 I2 PT
Figure 7.4: Delay Selector: its output is equal to the input either after a negligible delay or after the delay τ2.
for the pulse generated by the modulator, one being the other after changing
sign of its values. Note that these pulses are similar to the 1-st derivative of
the Gaussian pulse; after the further derivative performed by the transmitting
antenna, transmitted pulses get to be 2-nd derivative Gaussian shaped.
The additional logic present at the input of the two delay selectors, com-
posed of an EX-OR gate whose inputs are the spreading sequence bits (Seq)
and the bits to be transmitted (Bit), determines the final operation of the mod-
ulator: starting from a given value for Bit and some given values for the chips
Seq of the spreading sequence, pulses P1 − P2 are generated as can be seen in
Fig. 7.6, where a factor spreading N = 3 is used as a simple example; note as
this operation corresponds to what is described by Equation 7.1.
The transmitted pulse gc(t) at the output of the transmitting antenna ob-
tained from circuit level simulations is shown in Fig. 7.7 and it is compared
with the 2-nd derivative gaussian pulse gi(t) whose value of standard devia-
tion has been taken from [78] and corresponds to the one that ensures to opti-
mize the fitting of the FCC power spectrum UWBmask. To verify suitability in
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Figure 7.5: Simulated circuit: block scheme of the Modulator, transmitting and receiving antenna.
terms of spectrum occupation, fig. 7.8 shows a comparison between the spectra
of a theoretical Gaussian 2-nd derivative gi(t) and the simulated pulse gc(t). As
can be noted, the spectra are almost identical and far below the FCC mask.
7.4 Numerical Results
In this section we illustrate the simulation strategy and analyze the perfor-
mance of the system using pulses coming from circuit-level simulations of the
described modulator. We also determine, by numerical simulation, the opti-
mum spreading and the corresponding maximum achievable SIR.
To obtain specific results and allow comparison between the maximum
value of BR obtained using i.i.d. and chaos-based sequences, we have com-
puted σ2s and σ
2
c numerically for r ∈ [−1, 1], N = 31, 63, 127, 255 and for differ-
ent values of Tc. If we set theminimum value of link quality ρmin, the spreading
factor N and the load factor Z , we need to choose the values of r and Tc such
that BR is maximized.
Here three different values of ρmin are considered, corresponding to the
values of Perr 10
−2, 10−3, 10−4, in a scenario where SGA is adopted, thermal
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Figure 7.6: Modulator: waveforms.
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Figure 7.7: Generated pulse compared with 2-nd derivative Gaussian pulse.
noise is neglected and signal power is normalized (see (7.4)); Z has been set to
a value called Zmax, equal to 90% of the maximum value of Z which allows to
obtain ρ = ρmin, in case Tc is such that 99% of the pulse energy is contained in
the time-interval [0, Tc]. This values are used to obtain the maximum Bit-Rate
both for i.i.d. and chaos-based spreading policy.
Table 7.1 reports the results of this optimization. As one can see, chaos-
based spreading sequence strategy always outperforms i.i.d. sequence gen-
eration method. Note that the value r, here called ropt, corresponds to the
parameter used to compute second- and fourth-order moment of the spread-
ing sequences in Equation (7.5,7.7), in turn corresponding to the value of the
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Figure 7.8: Comparison between the spectra of 2-nd derivative of a Gaussian waveform of the pulse obtained from
simulation of the designed circuit.
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Figure 7.9: SIR obtained using i.i.d. sequences vs optimum correlated sequences for a system with pulses from
simulations,N = 255 and Z = 24.03.
breaking points of the map branches, defined in Fig. (7.2).
As a reference example, we can consider a scenario with a spreading factor
N = 255 and a minimum value of link quality ρmin = 9.55 which corresponds
to Perr = 10
−3.
Figure 7.9 compares the SIR that is achieved using i.i.d. and chaos-based
spreading respectively for different values ofBR. Themaximum achievable BR
is evaluated intersecting the SIR curve with the horizontal line corresponding
to ρmin. In the case of i.i.d. sequences, we will indicate such a BR as BRi,
whereas in the case of chaos-based spreading policy we have to use the dashed
trend, looking for the value of r which minimizes BR once that ρ is set equal
to ρmin. We indicate this value as BRo and, as one can see, we have BRo ≥
BRi We quantify the performance provided by chaos-based spreading policy
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Figure 7.10: BR as a function of the load factor obtained using i.i.d. sequences and chaos-based sequences for a
system with pulses from simulations,N = 127 and ρmin = 13.83.
over i.i.d. sequences using SU% = 100 (BRo /BRi−1)where BRi and BRo are
the maximum value of Bit Rate we can achieve using i.i.d. and chaos-based
sequences respectively.
Note that, in Table 7.1, inequality yields independently of the link quality
ρmin we have chosen.
N Zmax
BRi BRo
ropt SU % ρmin Perr
[Mbps] [Mbps]
31 5.13 296.48 391.55 -0.43 32.06
5.41 10−2
63 10.44 145.81 193.39 -0.44 32.63
127 21.15 72.11 95.49 -0.44 32.42
255 42.48 35.91 47.55 -0.44 32.44
31 2.88 300.80 397.58 -0.43 32.18
9.54 10−3
63 5.94 146.75 193.94 -0.44 32.15
127 11.97 72.83 96.48 -0.44 32.48
255 24.03 36.28 48.09 -0.44 32.57
31 1.98 301.72 397.85 -0.43 31.86
13.83 10−4
63 4.05 148.03 196.74 -0.43 32.91
127 8.28 72.80 96.31 -0.44 32.29
255 16.56 36.35 48.23 -0.44 32.69
Table 7.1: Bit Rate performance using simulated average pulse for different values ofN and ρmin.
As a further example, in Fig. 7.10 we show the trend of ρwhenN = 127 and Z
sweeps from 8 to 33. As one can see, chaos-based spreading sequence ρ always
outperforms i.i.d. sequence ρ, independently of the number of active nodes.
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7.5 Conclusion
A DS-UWB modulator taking into account both the transmitter and receiver
antenna has been designed and simulated in CMOS UMC130 1.2V technol-
ogy, and here presented along with a chaos-based sequence generation method
for synchronous WSN. The modulator is able to generate sequences of 2-nd
derivative Gaussian shaped pulses, whose spectrum fits FCC mask for UWB.
The sequence generation method, then, allows the reduction of MAI increasing
the Bit-Rate. Numerical simulations, using different system parameters values,
has evidenced better performances of chaos-based spreading policy over tradi-
tional i.i.d. sequences. Over a bandwidth compliant with current regulations,
a BR increase up to 30% can be achieved for a given communication quality.
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Chapter 8
A UWB CMOS 0.13µm LNA
with Dual-Loop Negative
Feedback
U
LTRA WIDE BANDUWB communication poses big challenges for low-noise
amplifier (LNA) design. Since the LNA is the first active component
close to the antenna, it must provide sufficient low noise behavior not only at
one frequency but over the whole UWB frequency band from 3.1 to 10.6GHz.
The targeted noise figure is around 3dB, which is quite a challenging value
compared to previously reported works. Power gain is another important pa-
rameter; S21 should be larger than 15dB
1.
Wide-band impedance matching is another critical issue: the LNA has to
be matched to 100Ω, the characteristic impedance of the antenna [79], so S11
should be below -10dB over the entire frequency band. At the same time, we
need to ensure that the matching network will not destroy the noise perfor-
mance and waste chip area. Some LNA designs by other UWB groups in the
world [80] employ LC ladder networks. However, an inductor is a costly com-
ponent since it consumes most of the chip area and also introduces large par-
asitic resistances that will increase noise. Power consumption is another con-
sideration: our goal is to limit the current consumption to less than 15mA. The
IC technology we target is UMC (United Microelectronic Corporation) 0.13µm
CMOS.
Since our design is based on negative feedback, it will benefit from technol-
1In a usually matched system, the transducer power gain equals |S21|2
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Figure 8.1: The nullor.
ogy advancements, leading to a larger loop gain and hence a larger bandwidth
and a lower power consumption.
In the following, we will discuss the dual-loop feedback topology chosen
for the LNA and will define the feedback network according to our specifica-
tions. Subsequently, a nullor implementation with optimized performance and
relevant simulation results will be presented. Finally, a comparison between
our work and previously reported wide-band amplifiers will be given.
8.1 LNA Topology
The amplifier-design methodology described in the following is based on the
negative-feedback topology, consisting of an active circuit combined with a
feedback network.
The active circuit in turn is in first approximation schematizedwith a nullor,
that is an ideal two-port (fig. 8.1) whose chain matrix contains only zeros, that
is: (
vi
ii
)
=
(
0 0
0 0
)(
vo
io
)
Subsequently, in the next section the design of an active circuit will be pre-
sented, whose properties approach the ones of the nullor, as much as required
by the application.
To achieve accurate input impedance matching, two feedback loops are
used: a voltage-to-current (V-I) feedback loop and an indirect current-to-current
(I-I) feedback loop, as shown in Fig. 8.2.
The reasonwhy this topology is called “indirect feedback” is because the I-I
feedback does not sense the output directly, but in an indirect way, by means
of a replica of the output current: the final circuit has got two inputs and four
current outputs. Of the two negative outputs, one is fed back to the input,
while the other is fed to the load; the two positive outputs are put in parallel
and fed back to the input after being converted to a voltage.
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Figure 8.2: Dual loop indirect negative feedback power-to-current amplifier (basic configuration).
For the V-I loop, it holds:
Iout
Vin
= − 1
2Rf
(8.1)
For the I-I loop, the current gain can be expressed as:
Iout
Iin
= − R1 +R2
R1 + 2Rf
(8.2)
where Rf represents the V-I feedback resistor and R1, R2 are the current
divider resistors. Hence, the input impedance can be defined as:
Zin =
Vin
Iin
=
Iout
Iin
Vin
Iout
=
R1 +R2
R1 + 2Rf
· 2Rf (8.3)
By proper selection of the feedback resistors, appropriate values for input
impedance, power gain and noise figure can be designed. In fact, under the
condition of sufficient input impedance match, it can be derived:
|S21|2 = Pout
Pin
=
Iout
Iin
Iout
Vin
ZL =
R1 +R2
R1 + 2Rf
1
2Rf
ZL (8.4)
ZL being the load impedance, usually equal to 50Ω. The resistors in the two
feedback loops will contribute noise and have influence on the noise transfer.
After shifting and combining all the noise sources, we arrive at the following
expression for the total noise voltage power spectral density:
Svn,eq = 4kTRn,s + |Rs +Rf |2Sin + |1 +
Rs
R2
|2Svn
+4kT
R2s
R2
+ 4kTRf (8.5)
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where Svn and Sin are the equivalent power of the voltage and current noise
sources of the first stage of the nullor; Rn,s is the noise resistance of the UWB
antenna, approximately equal to antenna resistance Rs, 100Ω in our case, in-
stead of the usual value of 50Ω. As it can be seen from Equation 8.5, if the
value of Rf is decreased and the value of R2 increased, the total noise power
spectral density will be reduced. So in order to achieve low noise, Rf must be
chosen as small as possible and R2 as large as possible. However, some practi-
cal limitations arise. For instance, if Rf is too small, for the same input signal,
more current needs to be delivered, which is likely to cause clipping distortion
as the available current from the supply is limited. Based on simulation results
Rf = 5Ω, R2 = 910Ω and R1 = 90Ω have been found to offer a good compro-
mise. The resulting values for power gain and noise figure will be shown in
Section IV.
8.2 Nullor Design
The nullor is the critical part in our design, since parameters such as band-
width, noise figure, distortion, will all depend on how good the nullor im-
plementation is. For proper design of the first stage of the nullor, its noise
performance is of prime importance. Furthermore, a high gain is required to
suppress noise from other stages. Generally, a nullor comprises at least two
stages (an input stage and an output stage), but in order to increase the loop
gain and bandwidth, we can add more intermediate stages. Each stage will
add gain and a dominant pole, so if more than three stages are used, frequency
compensation will become very difficult, compromising the stability of the cir-
cuit.
Fig. 8.3 shows the circuit diagram of the nullor, which is composed by three
stages, described in subsections A and B: the input stage realized by transistor
M1, the intermediate stage (transistor M2) and the double output stage (tran-
sistorsM3 andM4). In order to get a large gain, all stages are realized through
common-source (CS) transistors. Additional stages used to obtain frequency
compensation will be described later in the chapter.
8.2.1 Input Stage
The noise contribution of the active part of the LNA is minimized by optimiz-
ing the input stage of the nullor, i.e. defining geometry and bias current of its
input transistor. Since the noise figure of the LNA reduces when the drain bias
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Figure 8.3: Dual loop indirect negative feedback power-to-current amplifier (circuit diagram, biasing not included).
current Id of the first stage increases, in order to minimize the noise, Id should
be chosen as large as possible. Trading off noise figure for power consumption,
we choose 4mA for the drain current of the first stage (transistorM1). Since the
gain of a transistor is proportional to its gm, which, in strong inversion, in turn
is proportional toW/L,W being the width of the transistor and L its length, we
choose the minimum feature size 0.12µm for L. In weak inversion, the gm of
the transistor no longer depends on its width and as the parasitic capacitances
still do, the gain of the transistor reduces again for increasing widths. As a
consequence, the NF increases again. As a compromise, we choose W=100µm.
8.2.2 Intermediate and Output Stage
For the two indirect output stages (transistor M3 and M4), like for the input
stage, in order to have a large gain, we use CS stages. The width of each tran-
sistor equalsW = 100µm; their bias current equals 3.5mA. To increase the loop
gain, we add one intermediate CS stage, transistorM2, whose widthW is equal
to 100µm and bias current equal to 3mA.
8.2.3 Frequency Compensation
Employing phantom zeros is an efficient way to do frequency compensation
[81]: their characteristic property is that, though implementing a zero in the
loop gain, they are not present in the system transfer function. Phantom ze-
ros are mostly placed near the band edge. Hence, their influence on noise and
distortion is only noticeable beyond the band of interest. The zero is either
realized in the feedback network, or at the input or at the output. For three
stages, in order to do proper frequency compensation, two phantoms zero are
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required or one phantom zero and an additional frequency compensation mea-
sure. From hand calculations and circuit simulations, employing a phantom
zero at the input or at the output proves to be ineffective. Since the LNA has
two feedback loops, we thus have to implement any phantom zero in both
loops. As the feedback element of the V-I loop is a resistor (Rf ), we can only
implement one phantom zero in the feedback path, by means of a series induc-
tor. For the other (current) feedback loop, we implement the (same) phantom
zero by means of a capacitor in parallel with R2. Final values for these two
components are set from simulations to: Ccomp=50fF, Lcomp=65pH.
8.2.4 Multipath Structure
Since, in general, two frequency compensation measures are required to com-
pensate a third-order feedback system, next to the phantom zero, we need
an additional measure. To this end, pole splitting, pole-zero cancelation or
resistive broad-banding can be used [81]. Another technique, which turned
to be very adequate for the proposed double-loop negative feedback power-
to-current amplifier, is by adding an additional transistor connected between
input and output, as in Fig. 8.4 (transistors M5 and M6, one transistor each
feedback loop). We now obtain a multipath structure, composed by the par-
allel connection of the three-stage path discussed so far, and the additional
common-gate stages, whose frequency responses have a dominant pole which
lies at amuch higher frequency than the dominant poles of the three stage path.
The parallel of the two signal paths operates as follows. At low frequencies
the loop gain is delivered by the parallel of the two paths: as the gain of the
three stage path is much larger, the loop gain is still mainly determined by this
one. On the contrary, the additional stage is effective at higher frequencies,
where the multipath transistor takes over, increasing the phase margin, thus
ensuring stability.
8.3 Simulation Results
The final circuit diagram including biasing scheme, first-order models for the
bondpad (bp), bondwires (bw) and antenna, is shown in Fig. 8.5. Biasing is
realized employing three additional coupling capacitors, Cc, a biasing shunt
resistor Rsh, a voltage source Vb and a simple current mirror with multiple
current outputs, fed to the four transistors in the third-order path; the two
multipath transistors are biased at Iout1 − Iinterm each. The total bias current
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Figure 8.4: Amplifier signal diagram employing phantom zeros and multipath structure.
Figure 8.5: Final circuit with biasing.
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Figure 8.6: Forward transmission coefficient S21.
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Figure 8.7: Input reflection coefficient S11.
through the input stage equals Iinput + 2(Iout1 − Iinterm).
From circuit simulations, the following results are obtained: the bandwidth
spans up to 12GHz, S21 = 17dB, S11 < −10dB up to 10GHz, NF<3dB up to
8GHz and NF<4dB at 10GHz and IIP3=-15.6dBm . Figures 8.6, 8.7 and 8.8
show the forward transmission coefficient, S21, the input reflection coefficient,
S11 and the noise figure, NF, as a function of frequency. In Tab. 8.1, a com-
parison with previous UWB LNA designs is made. We can state that our work
is one of the most advanced LNA solutions for UWB applications due to its
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Table 8.1: Comparison with recently reported state-of-the-art UWB LNA
Tech. S11[dB] S21[dB] B[GHz] NFmin[dB] Power[mW] IIP3[dBm]
This work 0.13 CMOS < −10 17 3-12 2@5GHz 16.8 -15.6@7GHz
[80] 0.18 SiGe < 9.6 21 2.2-8 2.5@5GHz 30 -1@5GHz
[82] 0.13 CMOS - 16.5 2.2-10.6 2@5GHz 9 -5.1@8GHz
[83] 0.18 SiGe < −9.9 9.3 2.6-11.7 4@6GHz 9 -15@6GHz
[84] 0.25 SiGe - 10 4-6 4.5@5GHz 3.5 -10@5GHz
[85] 0.18 SiGe - 20.3 0.1-13.6 1.8@6GHz 26 2.1@6GHz
[86],[87] 0.18 CMOS - 8.5 2.8-10.8 4.4@10GHz 4.5 8.3@10GHz
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Figure 8.8: Noise Figure.
wide-band features.
8.4 Conclusion
An UWB dual-loop negative-feedback low-noise amplifier to be implemented
in UMC 0.13µmCMOS technology has been presented. The use of a dual-loop
negative feedback topology is advantageous, since it allows to achieve both
impedance matching and a very low noise figure, as well as the possibility of
saving a lot of chip area as no bulky inductors are needed.
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A nullor and a resistive feedback network are employed, and the values of
the feedback elements involved are defined in order to fulfill the noise-figure,
input impedance and power-gain requirements for an UWB receiver. To en-
sure circuit stability, frequency compensation is done by means of a phantom
zero and the addition of a transistor connected between input and output, thus
realizing a multipath structure.
The design targets UMC 0.13µm CMOS IC technology and operation from
a 1.2-volt supply. From circuit simulations, the power gain equals 17dB over
a bandwidth up to 12GHz with a noise figure smaller than 4dB. S11 is below -
10dB from very low frequencies up to 10GHz. Since the supply voltage is 1.2V
and the total current consumption is 14mA, the power consumption equals
16.8mW.
Compared to competitive solutions, using resonating load stages or LC lad-
der networks, this chip will be much smaller and cheaper; it will use stan-
dard CMOS technology, and achieve very low noise, high gain and wide band
matching at reasonable power consumption.
Appendix A
Hardware Implementation of
a Chaos-Based RNG
T
HIS APPENDIX starts from a general overview of discrete-time
chaos theory, in particular focusing on the aspects under which a chaotic
circuit can be analyzed as a Markov chain. Subsequently, it describes the hard-
ware implementation of the Random Number Generator used in the proto-
types described in chapters 4 and 5: to do so it overviews pipeline A/D con-
verters, recognizing the similarity between a pipeline A/D converter stage and
a chaotic map. For a detailed description of hardware implementation, along
with the guidelines used in the design, the reader is referred to [88]. At the end
of the chapter, it will be shown how the implemented chaotic map is suitable
for playing the role of modulating signal both for slow and fast modulation in
spread-spectrum clock generator.
A.1 Chaotic maps
Systems referred to as chaotic maps are 1-D discrete-time autonomous chaotic
dynamical systems [89, 90, 91]. Consider the domain X and a nonlinear, non-
invertible functionM : X → X . These system are dynamical since they have
memory of the past; the domain X ofM is called the state space of the transfor-
mation.
Starting from an initial point x0∈X , the successive states at times 1, 2, 3, . . .,
are given by the trajectory x1, x2, x3, . . . , where
xk+1 =M (xk) (A.1)
103
104 APPENDIX A
for k = 0, 1, 2, . . ..
In these systems, like in any chaotic systems, the observation of chaotic tra-
jectories is difficult and brings very little information, because a slight change
in the initial state gives rise to a substantially different evolution of the system.
Typically, few iterations are sufficient to make the new trajectory almost uncor-
related from the previous one so that any error in the knowledge of the state
results in the impossibility to predict the position in the state space.
To cope with this problem, it is usual to consider a different approach, i.e. a
probabilistic approach. However, before introducing the main operators used
in the classical analysis, it is necessary to remind some definitions.
Denote with Mk the k-th iterate of M , so that for any set Y ⊆ X,
Mk (Y ) is the set
{
y ∈ X | y =Mk (x) ∧ x ∈ Y } and M−k (Y ) is the set{
x ∈ X | y =Mk (x) ∧ y ∈ Y }. Indicate withA a σ-algebra of subsets ofX and
with µ a measure on A. The triple (X,A, µ) is called a measure space. More-
over, if µ (X) = 1, then (X,A, µ)will be named a probability space. With regard
to a measure space (X,A, µ), a mapM : X → X is said to be
1. nonsingular, if µ
(
M−1 (Y )
)
= 0 for all sets Y ∈ A such that µ (Y ) = 0;
2. measure-preserving, if µ
(
M−1 (Y )
)
= µ (Y ) for any set Y ∈ A.
A measure-preserving transformation is necessarily nonsingular.
A.1.1 The Perron-Frobenius Operator
Assume that the initial state x0 is a random variable drawn according to a
(probability) density ρ0 : X → R+. If the map is iterated, a new random vari-
able x1 =M (x0) is obtained and a link exists between ρ0 and the (probability)
density ρ1 associated to it
ρ1 (x) =
d
dx
∫
M−1([0,x])
ρ0 (ξ) dξ
Indicate with L1 the space of all the Lebesgue integrable functions φ : X → C
and with ‖·‖1 =
∫
X
|·| the associated L1 norm, and consider a measure space
(X,A, µ), where µ is the Lebesgue measure.
DEFINITION 1. If M is a nonsingular map, the unique operator P : L1 → L1
defined by
[Pφ] (x) =
d
dx
∫
M−1([0,x])
φ (ξ) dξ =
∫
X
φ (ξ) δ (M (ξ)− x) dξ
is called the Perron-Frobenius Operator (PFO) corresponding toM .
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The PFO P is a functional linear operator characterized by the following
properties [90, 92]:
P is positive, i.e. Pφ ≥ 0, if φ ≥ 0 (A.2)
P conserves ‖·‖1 , i.e
∫
X
|[Pφ] (x)| dx =
∫
X
|φ (x)| dx (A.3)
The PFO corresponding toMk is Pk = P
k (A.4)
Properties (A.2) and (A.3) assure that the PFO maps density functions into
density functions so that the restriction of the PFO to the set D (X) of probabil-
ity densities defined on X can be considered. Property (A.4) assures that the
PFO associated with the k-th iterate of the map is the k-th successive applica-
tion of the PFO associated toM . If the initial condition x0 of the map is drawn
according to ρ0, its state after k iterations is regulated by the density
ρk = Pρk−1 = P
kρ0
For all the maps considered here, and for k large enough, the density ρk =
Pkρ0 converges to a final density ρ independently of ρ0. Such a final density
must be a fixed point of the PFO associated to it, i.e.
Pρ = ρ.
This is usually expressed by saying that ρ is the invariant density of the map.
Moreover, Pρ = ρ if and only if the measure dµ = ρdx is invariant under M
[90, 92] and µ is referred as the invariant measure of the map.
A.1.2 Ergodic, Mixing and Exact Maps
The existence of a unique invariant density ρ is linked to particular properties
ofM .
DEFINITION 2. Consider a measure space (X,A, µ). A nonsingular map M :
X → X is said to be ergodic if every invariant set Y ∈ A is a trivial subset of X ,
i.e., if either µ (Y ) = 0 or µ (X\Y ) = 0.
A set Y is an invariant set if M (Y ) = Y . The above definition states that
in an ergodic map, no invariant sets other than X can exist; X is also called
principal invariant set. The following theorem links ergodicitywith the existence
of ρ.
THEOREM 1. Let (X,A, µ) be a measure space,M a nonsingular transformation, and
P the PFO associated toM . IfM is ergodic, then there is at most one invariant density
ρ for P. Furthermore, if there is a unique invariant density ρ of P and if ρ (x) > 0
almost everywhere, thenM is ergodic.
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DEFINITION 3. AmapM : X → X is called piecewiseC2 if it exists a sequence
of points 0 = y0 < y1 < · · · < yn = 1 in X such that for any j = 1, . . . , n the
restriction of M to the open interval ]yj−1, yj[ is a C
2 function which can be
extended to the corresponding closed interval [yj−1, yj] remaining of class C
2.
M does not need be continuous at the points yj .
DEFINITION 4. Consider a probability space (X,A, µ) and a measure preserv-
ing transformation M . M is called mixing if for any Y1, Y2 ∈ A one has that
limn→∞ µ(Y1 ∩M−n(Y2)) = µ(Y1)µ(Y2).
For a mixing map µ (Y1 ∩M−n (Y2)) /µ (Y2) → µ (Y1) as n → ∞. The first
term is the probability (according to µ) that a typical system trajectory arrives
in Y1 after n time steps, given that it starts in Y2 while the second term simply
represents the probability that a typical trajectory is in Y1. It follows that for
large n the two events {x ∈ Y2} and {Mn (x) ∈ Y1} become statistically inde-
pendent.
A mixing map is also ergodic but has a much more complicated behavior;
in fact it is common to indicate as chaotic only those maps which are at least
mixing. Additionally, for a mixing map, it can be proven that∥∥∥Pkρ0 − ρ∥∥∥
BV
≤ H ‖ρ0‖BV rkmix
for a suitable constant H > 0 [93] and a suitable defined bounded variation
norm ‖ · ‖BV [90] so that if the initial condition of a mixing map is randomly
chosen according to a bounded variation density ρ0, then the state xk dis-
tributes according to a density Pkρ0 which converges to the invariant one at
an exponential rate rmix (called rate of mixing) in the bounded variation norm.
Finally, some noninvertible transformations may possess a stronger form of
mixing, which is called exactness [90].
DEFINITION 5. Consider a probability space (X,A, µ) and a measure preserv-
ing transformation M : X → X . M is called exact if limn→∞ µ (Mn (Y )) = 1
for any Y ∈ Awith µ (Y ) > 0.
It can be proven that exact maps are also mixing; the chaotic maps that
found practical applications usually are exact maps.
A.1.3 Markov Chains and PWAMMaps
In mathematics, a Markov chain, named after the Russian mathematician An-
dreyevich Markov, is a discrete-time stochastic process with the Markov prop-
erty, that is, briefly speaking, the property of a process to keep memory only of
the last realization (i.e. memory-1 property).
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Figure A.1: Example of Markov chain.
For the scope of this chapter, it is enough to consider a finite Markov chain,
that is a finite-state machine, where transition from one state to another, as well
as the possibility to rest in the same state, is regulated by a stochastic process.
TheMarkov property ensure that the conditional probability distribution of
a state in the future can be deduced using only the current state; no additional
information is given by the knowledge of the past evolution. In other words,
the past states does not carry any information about future states.
A Markov chain is usually depicted as in Figure A.1, where two states x0
and x1 are present, and all the possible transitions between the states are indi-
cated with an arrow, and by the probability associated to this transition. This
is the Markov chain that describes the fair coin toss, where, for example, being
in the state x0 correspond to the outcome “head” of the toss, while the state
x1 is associated to the outcome “tail”. Every time we toss the coin, i.e. every
time the finite-state machine may change the state, the probability to stay in
the same state, i.e. to get the same outcome of the previous coin toss, or the
probability to change state, i.e. to have an outcome different from the previous
one, are both equal to p = 1/2.
Note that everyMarkov chain can be expressed as a stochastic matrix which
is a square matrix each of whose rows consists of nonnegative real numbers
and sums to 1. Each state of the Markov chain is associated to a row of the
matrix; each element of the row is the conditioned probability to be in the state
associated to the row, and have a transition towards one of all the possible
states. The stochastic matrix associated to the Markov chain of the example is
P =
(
1
2
1
2
1
2
1
2
)
The goal of this subsection is to introduce a particular class of chaotic maps
whose behavior can be described as a Markov chain.
DEFINITION 6. A map M : X → X is said to be a Piece-Wise Affine Markov
(PWAM) map with respect to a given partition Xn = {X1, X2, . . . , Xn} if the
intervals Xj are such that M is affine on each Xj and that for any couple of
indices j and k, eitherXk ⊆M (Xj) or Xk ∩M (Xj) = ∅.
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Under the assumption of an exact PWAM map, if one limits himself to ini-
tial probability densities ρ0 which are stepwise in X , all subsequent probability
ρk densities are then compelled to be stepwise on the interval partition. Note
that this analysis is not restrictive, since also ρ is compelled to be stepwise, and
for ergodic maps the existence of a unique invariant density has been proved.
Consider a partition Xn and indicate as Σn the n-dimensional subspace of
L1 generated by χXj . Any function ϕ step-wise in X is belonging to Σn, and
can be expressed as a n-dimensional vector ϕ = (ϕ1, . . . , ϕn) with respect to
the basis
{
χXj , Xj ∈ Xn
}
. Then, define the x× nmatrix K as
Kj1,j2 =
µ
(
Xj2 ∩M−1(Xj1 )
)
µ (Xj2)
This is often referred to as the kneading matrix since its entry in the j1-th row
and j2-th column records the fraction ofXj2 that is mapped intoXj1 . It follows
thatK is a stochastic matrix that can be used to express the evolution of density
step-wise in Xn starting from an arbitrary ϕ0:
ϕk+1 = Kϕk
In other words, K can be interpreted as the restriction of P into the finite-
dimensional subspace Σn. The invariant density ϕ can be simply computed as
ϕ = Kϕ, i.e. it is given by the right eigenvector e = (e1, . . . , en) of K with unit
eigenvalue.
Note that, supposing that the state xk at the time step k is in Xj , and ne-
glecting the exact knowledge of xk, the j-th row of K, by definition, represents
the probability that the following state xk+1 belongs to any intervals of Xn.
This means that the evolution of the map, when considering only the interval
of Xn where the state is, i.e. the evolution of the system in Σn, can be modeled
by the Markov chain associated to the stochastic matrix K. Note also that this
is not an approximation of the evolution of the map, but comes from the exact
analysis of the restriction of the evolution of the system in Σn.
Finally, the method to determine the exactness of PWAMmaps relies on the
following theorem [94].
THEOREM 2. If M is a PWAM map and its kneading matrix is primitive, i.e., an
integer l exists such that K
l
has no null entries, thenM is exact.
A.2 ADC-based Chaotic Map
A pipeline A/D converter belongs to the category of successive approximation
converters, in which the mapping between the analog input and the digital
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Figure A.2: Basic structure of a pipeline ADC.
output is completed in more than one step, exploiting a binary search of the
digital value closer to the input analog quantity. In particular, in pipeline con-
verters this is done by performing a series of h coarse intermediate conversions
over different hardware blocks at different time steps [95].
The typical structure of these converters is presented in Figure A.2, depict-
ing a h-stages converter which provides a representation of an input variable
v(in) defined on an intervalX into a l-bits numerical notation. Note that, even if
this is supposed in this dissertation, it is not strictly necessary that all stages are
identical; in particular the last stage, having nothing downhill, always presents
a simpler structure and it is usually composed by a simple flash converter.
The i-th stage computes, usually with a small and fast flash converter, a
coarse m-bit representation D(i) = d(i,m−1) . . . d(i,0), of its input v(i) sampled at
the time step n, and then calculates (and rescales) an analog error conversion e(i)
to be passed at the time step n+ 1 to the following stage (i+ 1)-th as its input
v(i+1).
In this design, only the first stage provides a direct conversion of the input
v(in) ≡ v(0); all other stages provide a representation of the intermediate con-
version errors. Since the conversion error e(i) of the stage i is bounded in an
interval smaller than X , it is sensible to rescale it before passing it to the next
stage as v(i+1) in order to let every v(i) span the whole available rangeX . Note
that this is a necessary condition for having identical stages; otherwise no ad-
ditional information about the conversion can be retrieved from all stages be-
yond the first. Then, a digital correction logic processes the digital outputs of all
the h stages in order to retrieve the l bits b(l−1) . . . b(0) of the conversion, with
l ≤ h ·m.
It is easy to see that if k = 2m (e.g. m = 2 bits, k = 4), then the conversion is
done exactly as in a SAR (Successive Approximation Register) converter, and the
conversion word is obtained just by collecting in the right order all the inter-
mediate conversion bits, with l = h ·m. However in the general case, k < 2m
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and the number of significative bits l in the conversion is smaller then the total
number of computed bits h · m; this means that there is a sort of redundancy.
This redundancy, associated to a proper correction logic (hence, the name “dig-
ital correction logic”) can be used to relax some constraints about the accuracy
in the circuital implementation.
For this reason, the maximum number of stages in the pipeline (the higher
the number of stages used, the higher the resolution of the converter) is not
limited by the accuracy of the implementation but by the noise. In particular
the noise introduced by the first stage, that passes through and is amplified by
all stages, is the main factor in the determination of the maximum number of
stages. In practical cases, the number of stages is limited to 8–10.
One major advantage of this approach is that the flow of information can
be synchronized exactly as in a digital pipeline. Since the various stages are
separated by sample and hold blocks (S/Hs), every stage is free to start operating
on the next piece of data as soon as the following S/H has stored the rescaled
conversion error. This permits to increase the throughput of the system up
to the inverse of the latency of a single stage, which is much larger than the
inverse of the time needed by the whole conversion, at the cost of an increasing
complexity of the digital correction logic, which has to process data coming
from different time instants.
One of the most used configuration for pipeline A/D converters is the so-
called one bit and a half per stage [96, 97]. In this arrangements, supposingX the
normalized intervalX = [−1, 1], the A/D conversion functionQ (x) employed
at each stage is:
Q (x) =


−1, for x < − 12
0, for − 12 ≤ x < 12
+1, for x ≥ 12
Obviously, to represent this three-level quantization function, at least two bits
are required. Usually the conversion is obtained by confronting v(i) with the
two values±1/2 by means of two comparators; it is common to take a thermo-
metric coding forD(i), so that each d(i,j) is the output of a comparator:
D(i) = d(i,1)d(i,0) =


00, for v(i) < −1/2
01, for −1/2 ≤ v(i) < 1/2
11, for v(i) ≥ 1/2
(A.5)
Hence, e(i) = k
(
v(i) −Q (v(i))), so if v(i) spans in X = [−1, 1], then e(i) spans
in [−k/2, k/2]. To take full advantage from this architecture, the rescaler has to
be set with a gain equal to k = 2, so all the v(i) take values in the same range as
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Figure A.3: (a) Quantization function Q (x); and (b) error function e (x) of the 1.5 bits A/D converter.
v(in):
e (x) =


2x+ 2, for x < − 12
2x, for − 12 ≤ x < 12
2x− 2, for x ≥ 12
(A.6)
The conversion function Q (x) and the error function e (x) are reported in Fig-
ure A.3.
Actually, the error function e (x) of Figure A.3b fulfills all the requisites for
being used in the implementation of a PWAM map, with M (x) = e (x) [98],
assuming a Markov partition X = {X0, X1, X2, X3} equal to
X =
{[
−1,−1
2
)
,
[
−1
2
, 0
)
,
[
0,
1
2
)
,
[
1
2
, 1
]}
.
The kneading matrixK and the four-state Markov chain associated to this map
(referring to state x0 if x ∈ X0, x1 if x ∈ X1 and so on) are shown in Figure A.5a
and b, respectively.
A.2.1 Chaos-based random number generator (RNG) suitable
for FM-slow modulation
The right eigenvector ϕ of K can be computed as:
ϕ =
(
1
4
,
1
4
,
1
4
,
1
4
)
that means that the probability for xk to be in each of the intervals of X is the
same. It follows that the stepwise invariant density ρ of the map is uniform over
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Figure A.4: Complete arrangement for achieving a random bit generator from a 1,5 bit A/D stage.
the whole definition set X, i.e.:
ρ =
{
1/2, if − 1 ≤ x ≤ 1
0, otherwise
Now, it is intuitive how a single 1.5 bits ADC stage can be used as a chaotic
number generator; it is sufficient to directly close the output in a loop onto
the input including a unity-delay block (that can be the S/H stage present in-
between every stage of the pipeline) to achieve the dynamic behavior:
v(i) ((k + 1)T ) = e
(
v(i) (kT )
)
that is the same behavior as (A.1), where the time steps k, k + 1, . . . are substi-
tuted by the sampling instants kT, (k + 1)T, . . ..
Notice how the chaotic analog output in fig. A.4 is constituted by analog
values that are uniformly distributed in the interval [-1,1] but not independent:
that is, it is not a truly i.i.d. true-random signal.
Anyway, the same signal, which in chapter 2 has been referred to as ξ(t), is
still suitable for playing the role ofmodulating signal of a spread spectrum clock
generator implementing a slow modulation. In the case of slow modulation,
in fact, analytical results have been presented showing how an optimum peak
reduction can be obtained with a chaos-basedmodulating signal, only depend-
ing on the probability density function (PDF) ρ of the modulating signal: being
this PDF uniform, the correspondent spread spectrum will be flat.
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K =


0 0 12
1
2
1
2
1
2 0 0
0 0 12
1
2
1
2
1
2 0 0


x0 x1
1/2
1/2
1/2
1/2
x2 x3
1/2
1/21/2
1/2
x0
x1
(a) (b)
Figure A.5: (a) Kneading matrix associated to the ADC-based chaotic map; and (b) associated Markov chain.
A.2.2 Chaos-based digital random number generator suitable
for FM-fast modulation
A digital RNG can easily be obtained from the quantization of the output of
an analog RNG. In the following we will show a quantization method to get a
digital random output starting from the analog RNG described in the previous
subsection: even if it is not the most intuitive, it gives the advantage to generate
symbols which are independent.
Due to the particular structure of the Markov chain associated to the map,
it is possible to aggregate the states of the graph two by two, as shown in dotted
lines in fig. A.5b. If we introduce the two macro-states x0 and x1, respectively
x0 corresponding to the system being either in x0 or x3, while x1 corresponding
to the system being either in x1 or x2, the resulting diagram is identical to the
ideal coin toss diagram.
In order to evaluate whether the system is in macro-state x0 or x1, it is suf-
ficient to look at the digital outputs of the converter stage. In fact, the partition
X is partially coincident with the quantization intervals of (A.5). For determin-
ing the macro-state, it is sufficient to take the exclusive-or between d(i,1) and
d(i,0), as summarized by Table A.1. The complete arrangement is illustrated in
Figure A.4.
Notice how the true random bit in fig. A.4 is constituted by digital values
that are independent and identically distributed (i.i.d.): that is, it is a true-
random signal.
The same signal, which in chapter 2 has been referred to as ξ(t), is then suit-
able for playing the role of modulating signal of a spread spectrum clock gen-
erator implementing a fast modulation. In the case of fast modulation, in fact,
numerical optimization has been presented showing how an optimum peak
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d(i,1), d(i,0) partition interval state macro-state
00 X0 x0 x0
01 X1 or X2 x1 or x2 x1
11 X3 x3 x0
Table A.1: Markov interval for the ADC based map and corresponding associated states and macro-states.
reduction can be obtained with a digital modulating signal whose symbols are
i.i.d.
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